Co-Design for Low Warpage and High Reliability in Advanced Package with TSV-Free Interposer (TFI)

TSV-Free Interposer (TFI) technology eliminates TSV fabrication and reduces manufacturing and material cost. Co-design modelling methodology is established for TFI technology with considering wafer process, package assembly and package/board level reliability and thermal performance to optimize structure design, wafer process, assembly process and material selection. Experimental results are used for validating warpage modelling results. Through wafer level modelling, suitable carrier wafer and EMC materials are recommended to control wafer warpage less than 2mm. Effects of package substrate coefficient of thermal expansion (CTE) and stiffener on assembly induced package warpage are simulated to reduce package warpage. The recommended materials and geometry design based on reliability are aligned with that from wafer and package warpage simulation results. The final test vehicle (TV) design and material selection are determined based on co-design modelling results for achieving successful TFI wafer process and package assembly process and long term package/board level reliability.

[1]  Fa Xing Che.  Dynamic Stress Modeling on Wafer Thinning Process and Reliability Analysis for TSV Wafer , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  F. Che,et al.  Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication , 2012, Journal of Electronic Materials.

[3]  Xiaowu Zhang,et al.  Study on Cu Protrusion of Through-Silicon Via , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Fa Xing Che,et al.  Reliability study of 3D IC packaging based on through-silicon interposer (TSI) and silicon-less interconnection technology (SLIT) using finite element analysis , 2016, Microelectron. Reliab..

[5]  Chang-Chi Lee,et al.  An Overview of the Development of a GPU with Integrated HBM on Silicon Interposer , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[6]  S. Ramalingam,et al.  Development of Non-TSV Interposer (NTI) for High Electrical Performance Package , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[7]  Xiaowu Zhang,et al.  The study of thermo-mechanical reliability for multi-layer stacked chip module with through-silicon-via (TSV) , 2010, 2010 12th Electronics Packaging Technology Conference.

[8]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.

[9]  Suk-kyu Ryu,et al.  Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects , 2011, IEEE Transactions on Device and Materials Reliability.

[10]  Suresh Ramalingam,et al.  Ceramics vs. low-CTE organic packaging of TSV silicon interposers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[11]  H. Reichl,et al.  High aspect ratio TSV copper filling with different seed layers , 2008, 2008 58th Electronic Components and Technology Conference.

[12]  M. Privett,et al.  Temporary Bonding and DeBonding Enabling TSV Formation and 3D Integration for Ultra-thin Wafers , 2008, 2008 10th Electronics Packaging Technology Conference.

[14]  K. N. Tu,et al.  Reliability challenges in 3D IC packaging technology , 2011, Microelectron. Reliab..

[15]  H. Y. Li,et al.  Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.