Power Si-MOSFET operating with high efficiency under low supply voltage

A design method for RF power Si-MOSFETs suitable for low-voltage operation with high power-added efficiency is presented. In our experiments, supply voltages from 1 V to 3 V are examined. As the supply voltage is decreased, degradation of transconductance also takes place. However, this problem is overcome, even at extremely low supply voltages, by adopting a short gate length and also increasing the N/sup -/ extension impurity concentration-which determines the source-drain breakdown voltage (V/sub dss/)-and thinning the gate oxide-which determines the TDDB between gate and drain. Additionally, in order to reduce gate resistance, the Co-salicide process is adopted instead of metal gates. With salicide gates, a 0.2 /spl mu/m gate length is easily achieved by poly Si RIE etching, while if metal gates were chosen, the metal film itself would have to be etched by RIE and it would be difficult to achieve such a small gate length. Although the resistance of a Co-salicided gate is higher than that of metal gate, there is no evidence of a difference in power-added efficiency when the finger length is below 100 /spl mu/m. It is demonstrated that 0.2 /spl mu/m gate length Co-salicided Si MOSFETs can achieve a high power-added efficiency of more than 50% in 2 GHz RF operation with an adequate breakdown voltage (V/sub dss/). In particular, an efficiency of more than 50% was confirmed at the very low supply voltage of 1.0 V, as well as at higher supply voltages such as 2 V and 3 V. Small gate length Co-salicided Si-MOSFETs are a good candidate for low-voltage, high-efficiency RF power circuits operating in the 2 GHz range.

[1]  Mineo Katsueda,et al.  Highly Efficient 1.5-GHz Band Si Power MOS Amplifier Module , 1995 .

[2]  Hiroshi Iwai,et al.  A high frequency 0.35 /spl mu/m gate length power silicon NMOSFET operating with breakdown voltage of 13 V , 1995, Proceedings of International Symposium on Power Semiconductor Devices and IC's: ISPSD '95.

[3]  C. Fiegna,et al.  Sub-50 nm gate length n-MOSFETs with 10 nm phosphorus source and drain junctions , 1993, Proceedings of IEEE International Electron Devices Meeting.

[4]  D. Ueda,et al.  1.5 V-operation GaAs spike-gate power FET with 65% power-added efficiency , 1995, Proceedings of International Electron Devices Meeting.

[5]  T. Okabe,et al.  Extremely high efficient UHF power MOSFET for handy transmitter , 1983, 1983 International Electron Devices Meeting.

[6]  Mineo Katsueda,et al.  Highly efficient 1.5GHz si power MOSFET for digital cellular front end , 1992, Proceedings of the 4th International Symposium on Power Semiconductor Devices and Ics.

[7]  T. Ohguro,et al.  High performance 0.15 /spl mu/m single gate Co salicide CMOS , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[8]  N. Iwata,et al.  1.2 V operation 1.1 W heterojunction FET for portable radio applications , 1995, Proceedings of International Electron Devices Meeting.

[9]  T. Yamazaki,et al.  21 psec switching 0.1 /spl mu/m-CMOS at room temperature using high performance Co salicide process , 1993, Proceedings of IEEE International Electron Devices Meeting.

[10]  A.T. Wu,et al.  Deep-submicrometer MOS device fabrication using a photoresist-ashing technique , 1988, IEEE Electron Device Letters.