论文信息 - Co-design of ESD protection and LNA in RFIC

Co-design of ESD protection and LNA in RFIC

This paper introduces a new FoM (figure of merit) to evaluate the overall performance of ESD and LNA and presents a design procedure of establishing a standard library of ESD protection cells to reduce the design time and complexity for RFIC designer. The electrostatic discharge protection cells have been designed in a 0.35μm BiCMOS process. The ESD robustness and RF characteristics will be verified when the RF chip is done.

[1] Chun-Yu Lin,et al. Design and implementation of configurable ESD protection cell for 60-GHz RF circuits in a 65-nm CMOS process , 2011, Microelectron. Reliab..

[2] P. Mortini,et al. Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[3] S.P. Voinigescu,et al. 30-100-GHz inductors and transformers for millimeter-wave (Bi)CMOS integrated circuits , 2005, IEEE Transactions on Microwave Theory and Techniques.

[4] S. Voldman. ESD : RF Technology and Circuits , 2006 .

[5] Piet Wambacq,et al. A Mixed-Signal Design Roadmap , 2001, IEEE Des. Test Comput..

[6] P. Mortini,et al. Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .