A compact recording array for neural interfaces

This paper presents a 44-channel front-end neural interface for recording both Extracellular Action Potentials (EAPs) and Local Field Potentials (LFPs) with 60 dB dynamic range. With a silicon footprint of only 0.015 mm2 per recording channel this allows an unprecedented order of magnitude area reduction over state-of-the-art implementations in 0.18 μm CMOS. This highly compact configuration is achievable by introducing an in-channel Sigma Delta assisted Successive Approximation Register (ΣΔ-SAR) hybrid data converter integrated into the analogue front-end. A pipelined low complexity FIR filter is distributed across 44-channels to resolve a 10-bit PCM output. The proposed system achieves an input referred noise of 6.41 μVrms with a 6 kHz bandwidth and sampled at 12.5 kS/s, with a power consumption of 2.6 μW per channel.

[1]  Amir Eftekhar,et al.  Towards a next generation neural interface: Optimizing power, bandwidth and data quality , 2010, 2010 Biomedical Circuits and Systems Conference (BioCAS).

[2]  M. Delgado-Restituto,et al.  A 64-channel inductively-powered neural recording sensor array , 2012, 2012 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[3]  Kofi A. A. Makinwa,et al.  A 1.8 $\mu$ W 60 nV$/\surd$ Hz Capacitively-Coupled Chopper Instrumentation Amplifier in 65 nm CMOS for Wireless Sensor Nodes , 2011, IEEE Journal of Solid-State Circuits.

[4]  Minkyu Je,et al.  A digitally assisted, pseudo-resistor-less amplifier in 65nm CMOS for neural recording applications , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[5]  Brian Litt,et al.  Drug discovery: A jump-start for electroceuticals , 2013, Nature.

[6]  Robert Rieger,et al.  Design strategies for multi-channel low-noise recording systems , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[7]  Euisik Yoon,et al.  A 4 µW/Ch analog front-end module with moderate inversion and power-scalable sampling operation for 3-D neural microsystems , 2011 .

[8]  Rahul Sarpeshkar,et al.  A Low-Power 32-Channel Digitally Programmable Neural Recording Integrated Circuit , 2011, IEEE Transactions on Biomedical Circuits and Systems.

[9]  Timothy G. Constandinou,et al.  Towards Next Generation Neural Interfaces: Optimizing Power, Bandwidth and Data Quality , 2010 .

[10]  Teresa H. Y. Meng,et al.  HermesE: A 96-Channel Full Data Rate Direct Neural Interface in 0.13 $\mu$ m CMOS , 2012, IEEE Journal of Solid-State Circuits.