At-Speed Testing of Inter-Die Connections of 3D-SICs in the Presence of Shore Logic

Inter-die connections in 2.5D-and 3D-stacked ICs require at-speed testing as their dynamic performance is crucial to the performance of the stack as a whole. In order to test at mission-mode speed and benefit from the already existing clock distribution network, our at-speed test approach for inter-die connections targets the entire register-to-register path that includes the interconnect. This forces the launching and capturing wrapper cells to be shared with functional flip-flops. In some designs, this unavoidably leads to some 'shore logic': a, typically small, amount of combinational logic outside the die's wrapper boundary register. This paper describes how we have adapted a previously developed 3D-DfT architecture and corresponding EDA tool flows to support at-speed interconnect testing, also in the presence of such 'shore logic'. The adaptations affect the DfT insertion of wrapper cells, the boundary model extraction, and the interconnect test pattern generation.

[1]  Mario H. Konijnenburg,et al.  Automation of 3D-DfT Insertion , 2011, 2011 Asian Test Symposium.

[2]  Erik Jan Marinissen,et al.  Test Data Volume Comparison: Monolithic vs. Modular SoC Testing , 2009, IEEE Design & Test of Computers.

[3]  Mario H. Konijnenburg,et al.  A structured and scalable test access architecture for TSV-based 3D stacked ICs , 2010, 2010 28th VLSI Test Symposium (VTS).

[4]  Shi-Yu Huang,et al.  On-Line Transition-Time Monitoring for Die-to-Die Interconnects in 3D ICs , 2014, 2014 IEEE 23rd Asian Test Symposium.

[5]  Bart Swinnen,et al.  3D System Integration Technologies , 2007, ICICDT 2007.

[6]  Vivek Chickermane,et al.  Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers , 2013, 2013 18th IEEE European Test Symposium (ETS).

[7]  Vivek Chickermane,et al.  Efficient testing of hierarchical core-based SOCs , 2014, 2014 International Test Conference.

[8]  Mario H. Konijnenburg,et al.  3D DfT architecture for pre-bond and post-bond testing , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[9]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[10]  Jeongho Cho,et al.  Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study , 2013, 2013 IEEE International Test Conference (ITC).

[11]  Shi-Yu Huang,et al.  Performance Characterization of TSV in 3D IC via Sensitivity Analysis , 2010, 2010 19th IEEE Asian Test Symposium.

[12]  Shi-Yu Huang,et al.  In-Situ Method for TSV Delay Testing and Characterization Using Input Sensitivity Analysis , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Vivek Chickermane,et al.  A DfT Architecture and Tool Flow for 3-D SICs With Test Data Compression, Embedded Cores, and Multiple Towers , 2015, IEEE Design & Test.

[14]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .

[15]  Brion L. Keller,et al.  Automated handling of programmable on-product clock generation (OPCG) circuitry for delay test vector generation , 2007, 2007 IEEE International Test Conference.

[16]  Sung Kyu Lim,et al.  Transition delay fault testing of 3D ICs with IR-drop study , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[17]  Shi-Yu Huang,et al.  Parametric Delay Test of Post-Bond Through-Silicon Vias in 3-D ICs via Variable Output Thresholding Analysis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Robert S. Patti.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs In 3D integrated circuits, analog, digital, flash and DRAM wafers are processed separately, then brought together in an integrated vertical stack. , 2006 .

[19]  Erik Jan Marinissen,et al.  Vesuvius-3D: A 3D-DfT demonstrator , 2014, 2014 International Test Conference.

[20]  Peter Ramm,et al.  Handbook of 3D integration : technology and applications of 3D integrated circuits , 2012 .

[21]  Jacob Savir.  Skewed-Load Transition Test: Part I, Calculus , 1992, Proceedings International Test Conference 1992.

[22]  B.I. Dervisoglu,et al.  DESIGN FOR TESTABILITY USING SCANPATH TECHNIQUES FOR PATH-DELAY TEST AND MEASUREMENT , 1991, 1991, Proceedings. International Test Conference.

[23]  Erik Jan Marinissen,et al.  DfT Architecture for 3D-SICs with Multiple Towers , 2011, 2011 Sixteenth IEEE European Test Symposium.

[24]  Robert S. Patti,et al.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.

[25]  Vivek Chickermane,et al.  DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks , 2012, 2012 IEEE International Test Conference.

[26]  Mario H. Konijnenburg,et al.  A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper , 2012, J. Electron. Test..

[27]  Srinivas Patil,et al.  On broad-side delay test , 1994, Proceedings of IEEE VLSI Test Symposium.