Systematic framework for evaluating standard cell middle-of-line robustness for multiple patterning lithography
暂无分享,去创建一个
[1] Andrew B. Kahng,et al. Layout decomposition for double patterning lithography , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[2] Lars W. Liebmann,et al. Decomposition-aware standard cell design flows to enable double-patterning technology , 2011, Advanced Lithography.
[3] Zigang Xiao,et al. A polynomial time triple patterning algorithm for cell based row-structure layout , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[4] Bei Yu,et al. Implications of triple patterning for 14nm node design and patterning , 2012, Advanced Lithography.
[5] Sani R. Nassif,et al. Simultaneous layout migration and decomposition for double patterning technology , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.
[6] Hai Zhou,et al. Layout decomposition with pairwise coloring for multiple patterning lithography , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[7] Bei Yu,et al. Standard Cell Layout Regularity and Pin Access Optimization Considering Middle-of-Line , 2015, ACM Great Lakes Symposium on VLSI.
[8] Yao-Wen Chang,et al. A novel layout decomposition algorithm for triple patterning lithography , 2012, DAC Design Automation Conference 2012.
[9] David Z. Pan,et al. Design for Manufacturing With Emerging Nanolithography , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Evangeline F. Y. Young,et al. An efficient layout decomposition approach for Triple Patterning Lithography , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[11] R. Augur,et al. Innovations in special constructs for standard cell libraries in sub 28nm technologies , 2013, 2013 IEEE International Electron Devices Meeting.
[12] J. Andres Torres,et al. Self-aligned double-patterning (SADP) friendly detailed routing , 2011, Advanced Lithography.
[13] David Z. Pan,et al. Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] David Z. Pan,et al. Double patterning technology friendly detailed routing , 2008, ICCAD 2008.
[15] David Z. Pan,et al. Methodology for standard cell compliance and detailed placement for triple patterning lithography , 2013, ICCAD 2013.
[16] Yue Xu,et al. A matching based decomposer for double patterning lithography , 2010, ISPD '10.
[17] Kun Yuan,et al. Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization , 2010, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] David Z. Pan,et al. Triple patterning lithography (TPL) layout decomposition using end-cutting , 2013, Advanced Lithography.
[19] Yih-Lang Li,et al. TRIAD: A triple patterning lithography aware detailed router , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[20] David Z. Pan,et al. Layout decomposition for quadruple patterning lithography and beyond , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[21] Minsik Cho,et al. Optimal layout decomposition for double patterning technology , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[22] Martin D. F. Wong,et al. Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology , 2012, DAC Design Automation Conference 2012.
[23] Greg Northrop. Design technology co-optimization in technology definition for 22nm and beyond , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.
[24] David Z. Pan,et al. A high-performance triple patterning layout decomposer with balanced density , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[25] Kun Yuan,et al. Layout Decomposition for Triple Patterning Lithography , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[26] David Z. Pan,et al. PARR: Pin access planning and regular routing for self-aligned double patterning , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).