Improved crosstalk modeling for noise constrained interconnect optimization
暂无分享,去创建一个
P. V. Srinivas | J. Cong | D. Pan | J. Gong | D.Z. Pan | P.V. Srinivas
[1] Keshab K. Parhi,et al. Efficient crosstalk estimation , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).
[2] Charles J. Alpert,et al. Buffer insertion for noise and delay optimization , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Malgorzata Marek-Sadowska,et al. Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Dennis Sylvester,et al. On-chip cross talk noise model for deep-submicrometer ULSI interconnect , 1998 .
[5] Takayasu Sakurai,et al. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .
[6] Anirudh Devgan. Efficient coupled noise estimation for on-chip interconnects , 1997, ICCAD 1997.
[7] Malgorzata Marek-Sadowska,et al. Crosstalk in VLSI interconnections , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Lawrence T. Pileggi,et al. S2P: a stable 2-pole RC delay and coupling noise metric [IC interconnects] , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.
[9] K. L. Shepard,et al. Noise in deep submicron digital design , 1996, ICCAD 1996.