Designing a Green Data Processing Device using Different Input/Output Standards on FPGA
暂无分享,去创建一个
[1] Enrique Cantó,et al. Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Tingting He,et al. Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC , 2016 .
[3] Tanesh Kumar,et al. Input/output Buffer based Vedic Multiplier Design for Thermal Aware Energy Efficient Digital Signal Processing on 28nm FPGA , 2016 .
[4] Dionisios N. Pnevmatikatos,et al. Versatile deployment of FPGA accelerators in disaggregated data centers: A bioinformatics case study , 2017, 2017 27th International Conference on Field Programmable Logic and Applications (FPL).
[5] Bishwajeet Pandey,et al. Reduction in power consumption of packet counter on VIRTEX-6 FPGA by frequency scaling , 2017, 2017 Saudi Arabia Smart Grid (SASG).
[6] Naraig Manjikian,et al. Analysis of Blocking and Scheduling for FPGA-Based Floating-Point Matrix Multiplication Analyse du blocage et de l’ordonnancement d’une multiplication matricielle à virgule flottante sur un FPGA , 2014, Canadian Journal of Electrical and Computer Engineering.
[7] B. Pandey,et al. Simulation of voltage based efficient fire sensor on FPGA using SSTL IO standards , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).
[8] Luciano Lavagno,et al. Implementation of a performance optimized database join operation on FPGA-GPU platforms using OpenCL , 2017, 2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC).
[9] Jean-Jacques Quisquater,et al. Implementation of the AES-128 on Virtex-5 FPGAs , 2008, AFRICACRYPT.
[10] Bishwajeet Pandey,et al. Design of frame buffer for 1 THz energy efficient digital image processor based on HSLVDCI I/O standard in FPGA , 2013, 2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC).
[11] Mark Horowitz,et al. Energy-Efficient Floating-Point Unit Design , 2011, IEEE Transactions on Computers.
[12] Jang Ju-wook,et al. Energy-Efficient Signal Processing Using FPGAs , 2005 .
[13] Bishwajeet Pandey,et al. SSTL I/O Standard based environment friendly energyl efficient ROM design on FPGA , 2014, 3rd International Symposium on Environmental Friendly Energies and Applications (EFEA).