Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells

It is revealed that the interface trap generation rate increases by Fowler-Nordheim current stressing on the tunnel oxide as the channel width of shallow-trench isolation (STI)-isolated NAND flash cells shrinks. Furthermore, we argue that the interface trap annihilation phenomenon during retention mode becomes a major failure mechanism of the data retention characteristics of sub-100-nm cells in addition to the conventional charge loss mechanism. A new interface trap analysis method using the hysteresis of the I/sub d/--V/sub g/ curve is proposed and shows that the interface traps consist of fast traps and slow traps.

[1]  S. Lai,et al.  Effects of avalanche injection of electrons into silicon dioxide—generation of fast and slow interface states , 1981 .

[2]  Chenming Hu,et al.  Electron trapping in very thin thermal silicon dioxides , 1981, 1981 International Electron Devices Meeting.

[3]  Robert W. Brodersen,et al.  Quantum yield of electron impact ionization in silicon , 1985 .

[4]  Chenming Hu,et al.  Electron-trap generation by recombination of electrons and holes in SiO2 , 1987 .

[5]  M. Wada,et al.  Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness , 1988, Technical Digest., International Electron Devices Meeting.

[6]  G. Groeseneken,et al.  Degradation of tunnel-oxide floating-gate EEPROM devices and the correlation with high field-current-induced degradation of thin gate oxides , 1989 .

[7]  Tetsuo Endoh,et al.  A reliable bi-polarity write/erase technology in flash EEPROMs , 1990, International Technical Digest on Electron Devices.

[8]  K. H. Lee,et al.  The kinetics of the oxide charge trapping and breakdown in ultrathin silicon dioxide , 1993 .

[9]  C. Petit,et al.  Relaxation of interface states and positive charge in thin gate oxide after Fowler–Nordheim stress , 1993 .

[10]  Federico Pio,et al.  Modeling of the intrinsic retention characteristics of FLOTOX EEPROM cells under elevated temperature conditions , 1995 .

[11]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[12]  Anomalous hot-carrier induced degradation in very narrow channel nMOSFETs with STI structure , 1996, International Electron Devices Meeting. Technical Digest.

[13]  Y. Maneglia,et al.  Extraction of slow oxide trap concentration profiles in metal–oxide–semiconductor transistors using the charge pumping method , 1996 .

[14]  D. Schroder,et al.  Degradation of thin tunnel gate oxide under constant Fowler-Nordheim current stress for a flash EEPROM , 1998 .

[15]  Katsuhiko Kubota,et al.  Detailed observation of small leak current in flash memories with thin tunnel oxides , 1999 .

[16]  S. Kamohara,et al.  A hydrogen-transport-based interface-trap-generation model for hot-carrier reliability prediction , 2001, IEEE Electron Device Letters.

[17]  Steve S. Chung,et al.  A new physical and quantitative width dependent hot carrier model for shallow-trench-isolated CMOS devices , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[18]  Donggun Park,et al.  A 2 Gb NAND flash memory with 0.044 /spl mu/m/sup 2/ cell size using 90 nm flash technology , 2002, Digest. International Electron Devices Meeting,.