Charge recycling sense amplifier based logic: securing low power security ICs against DPA [differential power analysis]
暂无分享,去创建一个
[1] Pankaj Rohatgi,et al. Towards Sound Approaches to Counteract Power-Analysis Attacks , 1999, CRYPTO.
[2] Paul C. Kocher,et al. Differential Power Analysis , 1999, CRYPTO.
[3] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[4] I. Verbauwhede,et al. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards , 2002, Proceedings of the 28th European Solid-State Circuits Conference.
[5] George S. Taylor,et al. Security Evaluation of Asynchronous Circuits , 2003, CHES.
[6] Bernd Meyer,et al. Information leakage attacks against smart card implementations of cryptographic algorithms and count , 2000 .
[7] Siva Sai Yerubandi,et al. Differential Power Analysis , 2002 .
[8] Richard T. Witek,et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[9] Kwyro Lee,et al. Charge recycling differential logic (CRDL) for low power application , 1996 .
[10] Ingrid Verbauwhede,et al. Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology , 2003, CHES.