A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes

ReRAM is a promising next-generation nonvolatile memory (NVM) with fast write speed and low-power operation. However, ReRAM faces two major challenges in read operations: 1) low read yield due to wide resistance distribution and 2) the requirement of accurate bit line (BL) bias voltage control to prevent read disturbance. This study proposes two process-variation-tolerant schemes for current-mode read operation of ReRAM: parallel-series reference-cell (PSRC) and process-temperature-aware dynamic BL-bias (PTADB) schemes. These schemes are meant to improve the read speed and yield of ReRAM, while taking read disturbance into consideration. PSRC narrows the reference current distribution to achieve high read yield against resistance variation. PTADB achieves small fluctuations in BL bias voltage to prevent read disturbance, while providing rapid BL precharge speeds. This study fabricated a 4-Mb ReRAM macro to confirm the effectiveness of the proposed schemes for both SLC and MLC operations. The fastest sub-8-ns (7.2 ns) read-write random access time among megabit scaled embedded NVM macros has been demonstrated.

[1]  T. Kato,et al.  A 1.8-V 256-Mb Multilevel Cell NOR Flash Memory With BGO Function , 2006, IEEE Journal of Solid-State Circuits.

[2]  Frederick T. Chen,et al.  Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance , 2010, 2010 International Electron Devices Meeting.

[3]  Yen-Tai Lin,et al.  A Multilevel Read and Verifying Scheme for , 2007 .

[4]  T. Nagumo,et al.  High thermal robust ReRAM with a new method for suppressing read disturb , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[5]  Koh Johguchi,et al.  50nm HfO 2 ReRAM with 50-Times Endurance Enhancement by Set/Reset Turnback Pulse & Verify Scheme , 2011 .

[6]  Frederick T. Chen,et al.  Low-Power and Nanosecond Switching in Robust Hafnium Oxide Resistive Memory With a Thin Ti Cap , 2010, IEEE Electron Device Letters.

[7]  Yoshihiro Ueda,et al.  A 64Mb MRAM with clamped-reference and adequate-reference schemes , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[8]  Jinwon Park,et al.  Highly reliable and fast nonvolatile hybrid switching ReRAM memory using thin Al2O3 demonstrated at 54nm memory array , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[9]  Greg Atwood,et al.  A multilevel-cell 32 Mb flash memory , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).

[10]  Hyunsang Hwang,et al.  Diode-less nano-scale ZrOx/HfOx RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications , 2010, 2010 International Electron Devices Meeting.

[11]  Meng-Fan Chang,et al.  Noise-Immune Embedded NAND-ROM Using a Dynamic Split Source-Line Scheme for VDDmin and Speed Improvements , 2010, IEEE Journal of Solid-State Circuits.

[12]  Chang Hua Siau,et al.  A 0.13µm 64Mb multi-layered conductive metal-oxide memory , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[13]  Z. Wei,et al.  Highly reliable TaOx ReRAM and direct evidence of redox reaction mechanism , 2008, 2008 IEEE International Electron Devices Meeting.

[14]  Y. Shih,et al.  A forming-free WOx resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability , 2010, 2010 International Electron Devices Meeting.

[15]  X. A. Tran,et al.  High performance unipolar AlOy/HfOx/Ni based RRAM compatible with Si diodes for 3D application , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[16]  Dirk Wellekens,et al.  A flash memory technology with quasi-virtual ground array for low-cost embedded applications , 2001 .

[17]  Makoto Kitagawa,et al.  A 4Mb conductive-bridge resistive memory with 2.3GB/s read-throughput and 216MB/s program-throughput , 2011, 2011 IEEE International Solid-State Circuits Conference.

[18]  K. Fan,et al.  A 1.8 V 128 Mb 125 MHz multi-level cell flash memory with flexible read while write , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[19]  H. Hwang,et al.  Effect of oxygen migration and interface engineering on resistance switching behavior of reactive metal/polycrystalline Pr0.7Ca0.3MnO3 device for nonvolatile memory applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[20]  Luca Crippa,et al.  The flash memory read path: building blocks and critical aspects , 2003 .

[21]  H. Watanabe,et al.  A channel-erasing 1.8-V-only 32-Mb NOR flash EEPROM with a bitline direct sensing scheme , 2000, IEEE Journal of Solid-State Circuits.

[22]  Heng-Yuan Lee,et al.  A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability , 2011, 2011 IEEE International Solid-State Circuits Conference.

[23]  Meng-Fan Chang,et al.  A Process Variation Tolerant Embedded Split-Gate Flash Memory Using Pre-Stable Current Sensing Scheme , 2009, IEEE J. Solid State Circuits.

[24]  T. Watanabe,et al.  A channel-erasing 1.8 V-only 32 Mb NOR flash EEPROM with a bit-line direct-sensing scheme , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[25]  Roberto Bez,et al.  A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[26]  Y. Takano,et al.  Design of a sense circuit for low-voltage flash memories , 2000, IEEE Journal of Solid-State Circuits.

[27]  Gerhard Müller,et al.  A Nonvolatile 2-Mbit CBRAM Memory Core Featuring Advanced Read and Program Control , 2007, IEEE Journal of Solid-State Circuits.

[28]  Frederick T. Chen,et al.  Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM , 2008, 2008 IEEE International Electron Devices Meeting.

[29]  P. Schrogmeier,et al.  Time Discrete Voltage Sensing and Iterative Programming Control for a 4F2 Multilevel CBRAM , 2007, 2007 IEEE Symposium on VLSI Circuits.

[30]  Albert Chin,et al.  Novel Ultra-low power RRAM with good endurance and retention , 2010, 2010 Symposium on VLSI Technology.

[31]  H. Wong,et al.  Forming-free nitrogen-doped AlOX RRAM with sub-μA programming current , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[32]  S. J. Kim,et al.  Low power operating bipolar TMO ReRAM for sub 10 nm era , 2010, 2010 International Electron Devices Meeting.

[33]  S. Haddad,et al.  Non-volatile resistive switching for advanced memory applications , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[34]  Y.N. Hwang,et al.  MLC PRAM with SLC write-speed and robust read scheme , 2010, 2010 Symposium on VLSI Technology.

[35]  Kinam Kim,et al.  Bi-layered RRAM with unlimited endurance and extremely uniform switching , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[36]  Saied N. Tehrani,et al.  A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects , 2003, IEEE J. Solid State Circuits.

[37]  L. Chua.  Memristor-The missing circuit element , 1971 .

[38]  K. Tsunoda,et al.  Low Power and High Speed Switching of Ti-doped NiO ReRAM under the Unipolar Voltage Source of less than 3 V , 2007, 2007 IEEE International Electron Devices Meeting.

[39]  Frederick T. Chen,et al.  Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[40]  G. Palumbo,et al.  A high-performance very low-voltage current sense amplifier for nonvolatile memories , 2005, IEEE Journal of Solid-State Circuits.

[41]  D. Elmhurst,et al.  A 1.8-V 128-Mb 125-MHz multilevel cell memory with flexible read while write , 2003 .

[42]  Yan Li,et al.  A 34 MB/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology , 2009, IEEE Journal of Solid-State Circuits.

[43]  Yukio Hayakawa,et al.  An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB/s Write Throughput , 2012, IEEE Journal of Solid-State Circuits.

[44]  Naoki Kitai,et al.  A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[45]  I. Baek,et al.  Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..