Implementing user and application specific algorithms within IP-methodology: a coarse-grain-approach

The method for designing application specific algorithms on IP-methodology is presented. Two well known VLSI design methods, IP-based design methodology and coarse grain computing, are combined making it possible to design a complete chip (i.e. system-on-a-chip) from IP blocks and to change the functionality of the chip after manufacturing even dynamically. In addition the actual implementation of the presented method is shown and a modern computation intensive algorithm is mapped on it. In the results it is shown that modern silicon technologies already make it realistic to use the presented programmable and configurable IP block on SoC.

[1]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[2]  Jean Vuillemin,et al.  A reconfigurable arithmetic array for multimedia applications , 1999, FPGA '99.

[3]  J. Greenbaum.  Reconfigurable logic in SoC systems , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[4]  Adi Shamir,et al.  A method for obtaining digital signatures and public-key cryptosystems , 1978, CACM.

[5]  Takashi Miyamori,et al.  REMARC: Reconfigurable Multimedia Array Coprocessor (Abstract). , 1998 .

[6]  Reiner W. Hartenstein.  Reconfigurable computing: a new business model-and its impact on SoC design , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[7]  P. L. Montgomery.  Modular multiplication without trial division , 1985 .

[8]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[9]  Bill Salefski,et al.  Re-configurable computing in wireless , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Jari Nurmi,et al.  Interconnect IP node for future system-on-chip designs , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[11]  AgarwalAnant,et al.  Baring It All to Software , 1997 .

[12]  Adi Shamir,et al.  A method for obtaining digital signatures and public-key cryptosystems , 1978, CACM.

[13]  V. Chaiyakul,et al.  Essential issues for IP reuse , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[14]  Luca Benini,et al.  Component selection and matching for IP-based design , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[15]  Steven J. E. Wilton,et al.  Programmable logic IP cores in SoC design: opportunities and challenges , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[16]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[17]  P. J. Bricaud,et al.  IP reuse creation for system-on-a-chip design , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[18]  R. Hartenstein,et al.  A datapath synthesis system for the reconfigurable datapath architecture , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[19]  Jia Wei,et al.  IP reusable design methodology , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[20]  Reinaldo A. Bergamaschi,et al.  Designing systems-on-chip using cores , 2000, DAC.