A low power and high performance robust digital delay locked loop against noisy environments

A new low power and high performance robust digital delay locked loop is presented. The DLL has dual loops with single replica block, different-type dual DCC at input and output, replay mode function, rising edge scanner and self-calibrated power down controller (SCPDC) for stable power management. The digital DLL used for multi-Gbps graphics SDRAM is fabricated using a 66 nm DRAM process technology. Experimental results show duty-corrected clock from external duty error of plusmn10%, less than 400 cycle locking time, 1.4 GHz operation frequency at 1.7 V and 1.7 GHz at 2.0 V.

[1]  K. Nakamura,et al.  A CMOS 50% duty cycle repeater using complementary phase blending , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[2]  Yiu-Fai Chan,et al.  A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.

[3]  Yong Ju Kim,et al.  A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Young-Jung Choi,et al.  A Low Power High Performance Register-Controlled Digital DLL for 2Gbps x32 GDDR SDRAM , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[5]  Jong-Tae Kwak,et al.  A low cost high performance register-controlled digital DLL for 1 Gbps/spl times/32 DDR SDRAM , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[6]  Hyun-Woo Lee,et al.  A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Young-Jung Choi,et al.  A Low Power Digital DLL with Wide Locking Range for 3Gbps 512Mb GDDR3 SDRAM , 2006, 2006 IEEE Asian Solid-State Circuits Conference.