Microminiature packaging and integrated circuitry: The work of E. F. Rent, with an application to on-chip interconnection requirements

Research on Rent's rule in electrical engineering, the applied sciences, and technology has been based on the publication of a 1971 interpretation of Rent's memoranda by B. S. Landman and R. L. Russo. Because of the wide impact of Rent's work and requests from researchers, we present his original memoranda in this paper. We review the impact of Rent's work and present the memoranda in the context of IBM computer hardware development since the 1950s. Furthermore, because computer hardware components have changed significantly since the memoranda were written in 1960, a new interpretation is needed for today's ultra-large-scale integrated circuitry. On the basis of our analysis of the memoranda, one of the authors' personal knowledge of the 1401 and 1410 computers, and our experience in the design of high-performance circuitry for microprocessor chips, we have derived an historically equivalent interpretation of Rent's memoranda that is suitable for today's computer components. We describe an application of our historically equivalent interpretation to the problem of assessing on-chip interconnection requirements of control logic circuitry in the IBM POWER4TM microprocessor.

[1]  Kurt Keutzer,et al.  System-Level Performance Modeling with BACPAC - Berkeley Advanced Chip Performance Calculator , 1999 .

[2]  Ran-Hong Yan,et al.  Toward giga-scale silicon integrated circuits , 1993, AT&T Technical Journal.

[3]  Payman Zarkesh-Ha,et al.  Global interconnect design in a three-dimensional system-on-a-chip , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Haldun M. Özaktas.  Information flow and interconnections in computing: extensions and applications of Rent's rule , 2004, J. Parallel Distributed Comput..

[5]  Anantha Chandrakasan,et al.  Calibration of Rent's rule models for three-dimensional integrated circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  M. E. Prise,et al.  Free-space optical interconnection scheme. , 1990, Applied optics.

[7]  R.W. Keyes,et al.  Fundamental limits in digital information processing , 1981, Proceedings of the IEEE.

[8]  Daniel P. Siewiorek,et al.  The impact of Rent's rule on massive parallelism , 1988, Proceedings., 2nd Symposium on the Frontiers of Massively Parallel Computation.

[9]  Ian A. Young,et al.  A comprehensive metric for evaluating interconnect performance , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[10]  Dirk Stroobandt.  Tutorial: A Priori Wire Length Estimates Based on Rent's Rule. , 1999 .

[11]  W. V. Vilkelis.  Lead reduction among combinatorial logic circuit , 1982 .

[12]  J.A. Davis,et al.  Stochastic interconnect network fan-out distribution using Rent's rule , 1998, Proceedings of the IEEE 1998 International Interconnect Technology Conference (Cat. No.98EX102).

[13]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[14]  Andrew B. Kahng,et al.  International Symposium on Physical Design (ISPD) , 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  William R. Heller.  Wirability of logic circuit packages in LSI and VLSI , 1979, COMPSAC.

[16]  Andrew B. Kahng,et al.  Toward better wireload models in the presence of obstacles , 2001, ASP-DAC '01.

[17]  Abbas Ourmazd,et al.  Trends and limits in monolithic integration by increasing the die area , 1993 .

[18]  James D. Meindl,et al.  A stochastic wire length distribution for gigascale integration (GSI) , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[19]  Dirk Stroobandt,et al.  A Priori Wire Length Estimates for Digital Design , 2001 .

[20]  Fadi J. Kurdahi,et al.  On the intrinsic rent parameter and spectra-based partitioning methodologies , 1992, EURO-DAC '92.

[21]  Jeffrey Alan Davis.  A hierarchy of interconnect limits and opportunities for gigascale integration (GSI) , 1999 .

[22]  M Y L Wisniewski,et al.  Estimating the efficiency of collaborative problem-solving, with applications to chip design , 2003, IBM J. Res. Dev..

[23]  Rick A. Rand,et al.  Interpretation of rent's rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Jan M. Van Campenhout,et al.  On rent's rule for rectangular regions , 2001, SLIP '01.

[25]  Dirk Stoobandt.  Multi-terminal nets do change conventional wire length distribution models , 2001 .

[26]  Kaustav Banerjee,et al.  Multiple Si layer ICs: motivation, performance analysis, and design implications , 2000, Proceedings 37th Design Automation Conference.

[27]  Timothy J. Slegel,et al.  The IBM eServer z990 microprocessor , 2004, IBM J. Res. Dev..

[28]  Dirk Stroobandt,et al.  The interpretation and application of Rent's rule , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[29]  I. Good,et al.  Fractals: Form, Chance and Dimension , 1978 .

[30]  Donald P. Seraphim.  Chip — Module — Package interfaces , 1977, 1977 EIC 13th Electrical/Electronics Insulation Conference.

[31]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[32]  C. Jordan,et al.  The increasingly plastic, hormone-responsive adult brain , 2001, Proceedings of the National Academy of Sciences of the United States of America.

[33]  Payman Zarkesh-Ha,et al.  Impact of three-dimensional architectures on interconnects in gigascale integration , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[34]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[35]  Jan M. Van Campenhout,et al.  A stochastic model for the interconnection topology of digital circuits , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[36]  Balaram Sinharoy,et al.  Design and implementation of the POWER5 microprocessor , 2004, Proceedings. 41st Design Automation Conference, 2004..

[37]  Majid Sarrafzadeh,et al.  Congestion estimation during top-down placement , 2001, ISPD '01.

[38]  J.A. Davis,et al.  Optimal low power interconnect networks , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[39]  James D. Meindl,et al.  Interconnect Opportunities for Gigascale Integration , 2002, IEEE Micro.

[40]  Robert W. Keyes,et al.  The physics of VLSI systems , 1987, Microelectronics systems design series.

[41]  Brennig James.  Communications and forum: The basic wiring diagram of the brain , 1998 .

[42]  W. Donath.  Equivalence of memory to Random Logic , 1974 .

[43]  Jari Nurmi,et al.  Block-wise extraction of Rent's exponents for an extensible processor , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[44]  James R. Heath,et al.  Wires, switches, and wiring. A route toward a chemically assembled electronic nanocomputer , 2000 .

[45]  J. Petrovick,et al.  The circuit and physical design of the POWER4 microprocessor , 2002, IBM J. Res. Dev..

[46]  Anantha Chandrakasan,et al.  Wiring requirement and three-dimensional integration technology for field programmable gate arrays , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[47]  James C. Lyke,et al.  Cellular Automata-Based Reconfigurable Systems as Transitional Approach to Gigascale Electronic Architectures , 2002 .

[48]  Dirk Stroobandt.  Multi-terminal nets do change conventional wire length distribution models , 2001, SLIP.

[49]  Justin E. Harlow.  Toward design technology in 2020: trends, issues, and challenges [VLSI design] , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[50]  William R. Heller.  Contrasts in Physical Design between LSI and VLSI , 1981, 18th Design Automation Conference.

[51]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[52]  Donald P. Seraphim,et al.  Electronic packaging evolution in IBM , 1981 .

[53]  James D. Meindl,et al.  A priori wiring estimations and optimal multilevel wiring networks for portable ULSI systems , 1996, 1996 Proceedings 46th Electronic Components and Technology Conference.

[54]  D. C. Schmidt.  Circuit Pack Parameter Estimation Using Rent's Rule , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[55]  R.W. Keyes,et al.  The evolution of digital electronics towards VLSI , 1979, IEEE Transactions on Electron Devices.

[56]  Malgorzata Marek-Sadowska,et al.  Interconnect complexity-aware FPGA placement using Rent's rule , 2001, SLIP '01.

[57]  W. R. Heller,et al.  Wirability-designing wiring space for chips and chip packages , 1984, IEEE Design & Test of Computers.

[58]  Dirk Stroobandt.  A priori wire length distribution models with multiterminal nets , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[59]  W. Donath.  Wire length distribution for placements of computer logic , 1981 .

[60]  Payman Zarkesh-Ha,et al.  Prediction of interconnect fan-out distribution using Rent's rule , 2000, SLIP '00.

[61]  G. A. Sai-Halasz,et al.  Performance trends in high-end processors , 1995, Proc. IEEE.

[62]  Dirk Stroobandt,et al.  Interconnection length distributions in 3-dimensional anisotropic systems , 1995 .

[63]  William E. Donath,et al.  Placement and average interconnection lengths of computer logic , 1979 .

[64]  Stan A. Hannah,et al.  Building IBM: Shaping an Industry and Its Technology, by Emerson W. Pugh , 1996, Journal of the American Society for Information Science.

[65]  Emmanuel Yashchin,et al.  The physical design of on-chip interconnections , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[66]  Paul M. B. Vitányi.  Area penalty for sublinear signal propagation delay on chip , 1985, 26th Annual Symposium on Foundations of Computer Science (sfcs 1985).

[67]  Haldun M. Ozaktas,et al.  Paradigms of connectivity for computer circuits and networks , 1992 .

[68]  André DeHon,et al.  Floating-point sparse matrix-vector multiply for FPGAs , 2005, FPGA '05.

[69]  Jan M. Van Campenhout,et al.  Fast estimation of the partitioning rent characteristic using a recursive partitioning model , 2003, SLIP '03.

[70]  Daniel P. F. Sturdy,et al.  The connectivity of the brain: multi-level quantitative analysis , 1995, Biological Cybernetics.

[71]  Arvind Kumar,et al.  Testing and defect tolerance: a Rent's rule based analysis and implications on nanoelectronics , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[72]  André DeHon,et al.  Unifying mesh- and tree-based programmable interconnect , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[73]  James D. Meindl,et al.  A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001 , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[74]  Farid N. Najm,et al.  High-level power estimation with interconnect effects , 2000, ISLPED '00.

[75]  André DeHon,et al.  Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization) , 1999, FPGA '99.

[76]  Russell Tessier,et al.  Balancing Logic Utilization and Area Efficiency in FPGAs , 2000, FPL.

[77]  Jan M. Van Campenhout,et al.  A comparison of various terminal-gate relationships for interconnect prediction in VLSI circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[78]  J.D. Meindl,et al.  The impact of stochastic dopant and interconnect distributions on gigascale integration , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[79]  André DeHon,et al.  Rent's rule based switching requirements , 2001, SLIP '01.

[80]  J.D. Meindl,et al.  Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.

[81]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[82]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[83]  Haldun M. Özaktas.  Connectivity Models for Optoelectronic Computing Systems , 2000, IPDPS Workshops.

[84]  Rick A. Rand,et al.  Assessment of on-chip wire-length distribution models , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[85]  Andrew B. Kahng,et al.  Hypergraph partitioning with fixed vertices , 1999, DAC '99.