High-performance frequency dividers utilizing differential locking

The demand for low-power and high-speed wireless communication circuits is increasing towards the realization of a ubiquitous computing world. For high-performance wireless communication circuits, a frequency synthesizer with a phase-locked loop (PLL) and particularly the frequency divider used in the PLL must be improved. In this paper, to realize high-performance frequency dividers, a differential locking divider is introduced. Consequently, the successful fabrication of both a low-power divider and a high-speed divider is demonstrated and the differential locking divider is determined to be useful for obtaining a high-performance PLL.

[1]  J. Long,et al.  Differentially-shielded monolithic inductors , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[2]  H.R. Rategh,et al.  A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver , 2000, IEEE Journal of Solid-State Circuits.

[3]  A. Hajimiri,et al.  A 19 GHz 0.5 mW 0.35 /spl mu/m CMOS frequency divider with shunt-peaking locking-range enhancement , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  M. Tiebout,et al.  A 50 GHz direct injection locked oscillator topology as low power frequency divider in 0.13 /spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[5]  M. Fujishima,et al.  55GHz CMOS frequency divider with 3.2GHz locking range , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[6]  H. Wu,et al.  A 19GHz 0.5mW 0.35mm CMOS Frequency Divider with Shunt-Peaking Locking-Range Enhancement , 2001 .

[7]  M. Fujishima,et al.  1V 2GHz CMOS frequency divider , 2003 .

[8]  Ralph E. Bishop,et al.  24.6 64GHz and 100GHz VCOs in 90nm CMOS Using Optimum Pumping Method , 2004 .

[9]  Hong-Yeh Chang,et al.  A 63 GHz VCO using a standard 0.25 /spl mu/m CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[10]  R. Brodersen,et al.  Design of CMOS for 60 GHz Applications , 2003 .

[11]  B.A. Bloechel,et al.  64 GHz and 100 GHz VCOs in 90 nm CMOS using optimum pumping method , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  Rafael J. Betancourt-Zamora,et al.  1-GHz and 2.8-GHz CMOS injection-locked ring oscillator prescalers , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[13]  Jri Lee,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[14]  Electronics Letters , 1965, Nature.