AN EFFICIENT AXI2.0 BASED APB BRIDGE BETWEEN HIGH PERFORMANCE AND LOW PERIPHERAL DEVICES
暂无分享,去创建一个
[1] Ashutosh Kumar Singh,et al. Performance Comparison of AMBA Bus-Based System-On-Chip Communication Protocol , 2011, 2011 International Conference on Communication Systems and Network Technologies.
[2] Manish Kumar Saxena,et al. Reconfigurable architecture for IP peripherals , 2010, ICSES 2010 International Conference on Signals and Electronic Circuits.
[3] Ashutosh Kumar Singh,et al. Design and Implementation of High Performance AHB Reconfigurable Arbiter for Onchip Bus Architecture , 2011, 2011 International Conference on Communication Systems and Network Technologies.
[4] Shinwook Kang,et al. Implementation of an on-chip bus bridge between heterogeneous buses with different clock frequencies , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).
[5] Shaila S. Math,et al. Data transactions on system-on-chip bus using AXI4 protocol , 2011, 2011 INTERNATIONAL CONFERENCE ON RECENT ADVANCEMENTS IN ELECTRICAL, ELECTRONICS AND CONTROL ENGINEERING.
[6] Xiaoyue Ma,et al. Design and implementation of APB bridge based on AMBA 4.0 , 2011, 2011 International Conference on Consumer Electronics, Communications and Networks (CECNet).
[7] Richa Sinha,et al. Design and Verification Analysis of Apb3 Protocol with Coverage , 2011 .