Predictability enhancement in non-preemptive NoCs using selective packet splitting

Performance predictability enhancement in Network-on-chip routers are usually brought about by employing techniques like Time Division Multiplexing or Virtual Channels, which comes with overheads in area and energy which can be substantial. With this paper, we present an alternative approach that can emulate the effect of preemption without the major area overheads which are associated with preemption implementation. The technique employs routers capable of splitting low priority packets (rather than preempting) when a higher priority packet is encountered which is destined to use the same link. This splitting would hence allow the high priority packet to have the same effect as if the low priority packet was preempted while having lower implementation overhead as the splitting logic is simpler. We test the technique with different traffic scenarios and load levels, and analyse performance merits as well as implementation overheads.

[1]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..

[2]  Leandro Soares Indrusiak,et al.  PFT — A low overhead predictability enhancement technique for non-preemptive NoCs , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[3]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[4]  Anantha Chandrakasan,et al.  Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI , 2012, DAC Design Automation Conference 2012.

[5]  Fernando Gehm Moraes,et al.  Virtual Channels in Networks on Chip: Implementation and Evaluation on Hermes NoC , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[6]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[7]  Kees G. W. Goossens,et al.  A TDM NoC supporting QoS, multicast, and fast connection set-up , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  William J. Dally,et al.  Virtual-channel flow control , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[9]  Ran Ginosar,et al.  QNoC Asynchronous Router with Dynamic Virtual Channel Allocation , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[10]  F. Ashcroft,et al.  VIII. References , 1955 .

[11]  Rudy Lauwereins,et al.  Design, Automation, and Test in Europe , 2008 .

[12]  Ligang Hou,et al.  Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Network-on-Chip , 2009, 2009 WRI Global Congress on Intelligent Systems.

[13]  Rishiyur S. Nikhil,et al.  Bluespec System Verilog: efficient, correct RTL from high level specifications , 2004, Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE '04..

[14]  Jens Sparsø,et al.  A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip , 2005, Design, Automation and Test in Europe.

[15]  Ran Ginosar,et al.  Link Division Multiplexing (LDM) for Network-on-Chip Links , 2006, 2006 IEEE 24th Convention of Electrical & Electronics Engineers in Israel.

[16]  Radu Marculescu,et al.  Virtual Channels Planning for Networks-on-Chip , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).