Delay analysis of a circuit-switched interconnection network with non-uniform traffic
暂无分享,去创建一个
[1] Peter G. Harrison,et al. The representation of multistage interconnection networks in queuing models of parallel systems , 1990, JACM.
[2] Marc Snir,et al. Cost-Performance Tradeoffs for Interconnection Networks , 1992, Discret. Appl. Math..
[3] C. Y. Roger Chen,et al. Performance Evaluation of Circuit Switched Multistage Interconnection Networks Using a Hold Strategy , 1992, IEEE Trans. Parallel Distributed Syst..
[4] Marc Snir,et al. The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.
[5] Janak H. Patel. Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.
[6] Ting-Ting Y. Lin,et al. Delay analysis in synchronous circuit-switched delta networks , 1993, [1993] Proceedings Seventh International Parallel Processing Symposium.
[7] Philip Heidelberger,et al. Traffic studies of unbuffered Delta networks , 1991, IBM J. Res. Dev..
[8] Constantin Halatsis,et al. Behaviour of circuit-switched multistage networks in presence of memory hot spot , 1989 .
[9] Chuan-lin Wu,et al. Performance Analysis of Multistage Interconnection Network Configurations and Operations , 1992, IEEE Trans. Computers.