Analogue CMOS Hebbian synapses

CMOS VLSI circuits for the implementation of analogue Hebbian synapses with in situ learning have been designed, fabricated and tested. Investigations show that neural architectures of this type can tolerate highly imperfect analogue computational components, resulting in single-chip neural networks performing six to 20 billion multiplications per second. >