Concurrent fault simulation of logic gates and memory blocks on message passing multicomputers
暂无分享,去创建一个
[1] K.-T. Cheng,et al. Fault simulation in a pipelined multiprocessor system , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[2] J. Tellier,et al. High-Speed Concurrent Fault Simulation with Vectors and Scalars , 1980, 17th Design Automation Conference.
[3] Prathima Agrawal,et al. A hardware logic simulation system , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Chi-Yuan Lo,et al. Algorithms for an Advanced Fault Simulation System in MOTIS , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Srinivas Patil,et al. Fault partitioning issues in an integrated parallel test generation/fault simulation environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[6] Charles L. Seitz,et al. Multicomputers: message-passing concurrent computers , 1988, Computer.
[7] Ernst G. Ulrich. Concurrent Simulation at the Switch, Gate, and Register Levels , 1985, ITC.