Copper direct bonding for 3D integration

In 3D integration circuits, metal bonding is a key stage for stacking wafers. In this contribution, the direct Cu/Cu bonding at atmospheric pressure is investigated. At room temperature, a 2.8 J/m2 bonding toughness is achieved without copper oxide at the interface. The vertical current of this bonding and the possibility to grind the top silicon down to 10 ¿m have been demonstrated.

[1]  P. De Moor,et al.  Simultaneous Cu-Cu and Compliant Dielectric Bonding for 3D Stacking of ICs , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[2]  W. Maszara,et al.  Bonding of silicon wafers for silicon‐on‐insulator , 1988 .

[3]  A. Toffoli,et al.  Enabling technologies for 3D chip stacking , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).