论文信息 - Analytical transient response of MOS current mirrors

Analytical transient response of MOS current mirrors

The analytical transient response of MOS current mirrors is derived for the case when the input current is a saturating ramp. The closed form solution obtained for the voltages and currents in the circuit is expressed using Airy's functions. The settling time is then calculated using the closed-form current equation. For the case when the settling time is greater than the transition time of the input current, a closed form solution is obtained. When the settling time is less than the input transition time, a very simple fitting function is found to accurately model the dependence of the settling time on the various parameters in the circuit, including the transition time of the input current. Simulations show excellent agreement of the estimates of the settling time macromodel with LEVEL-1 SPICE results. For LEVEL-3 MOSFET models, the error in the macromodel is within 20% of detailed circuit simulation. Copyright © 2003 John Wiley & Sons, Ltd.

Ayman I. Kayssi

[1] J. Meyer. MOS models and circuit simulations , 1971 .

[2] Ayman Kayssi. Macromodel construction and verification , 1998 .

[3] David J. Allstot,et al. Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs , 1993 .

[4] Terri S. Fiez,et al. Analog VLSI : signal and information processing , 1994 .

[5] J. Devore,et al. Applied statistics for engineers and scientists , 1994 .

[6] S.M.R. Hasan,et al. Enhanced folded source-coupled logic technique for low-voltage mixed-signal integrated circuits , 2000 .

[7] David J. Allstot,et al. Synthesis techniques for CMOS folded source-coupled logic circuits , 1992 .

[8] Ian Sinclair. Integrated Circuits , 1983 .

[9] D. G. Nairn. Analytic step response of MOS current mirrors , 1993 .

[10] David J. Allstot,et al. CMOS current steering logic for low-voltage mixed-signal integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..