Parasitic-aware RF IC design

Parasitic-aware CAD synthesis techniques for RF integrated circuits based on simulated annealing with tunneling, particle swarm optimization, and non-dominated sorting genetic algorithms are presented. Computationally efficient techniques for post-optimization process, voltage, and temperature (PVT) Monte-Carlo sensitivity analysis are also described, and several design examples of RF integrated circuits in CMOS and SiGe BiCMOS technologies are shown to validate the parasitic-aware synthesis methodology.

[1]  D. J. Allstot,et al.  CMOS distributed amplifier design using CAD optimization techniques , 1999, 1999 Southwest Symposium on Mixed-Signal Design (Cat. No.99EX286).

[2]  Kiyong Choi,et al.  Parasitic-aware synthesis of RF CMOS switching power amplifiers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[3]  D.J. Allstot,et al.  Parasitic-aware design and optimization of CMOS RF integrated circuits , 1998, 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No.98CH36192).

[4]  Michiel Steyaert,et al.  CYCLONE: automated design and layout of RF LC-oscillators , 2000, Proceedings 37th Design Automation Conference.

[5]  Kiyong Choi,et al.  Parasitic-aware RF circuit design and optimization , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Taeik Kim,et al.  Compact model generation for on-chip transmission lines , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.