Common Bonds: MIPS, HPS, Two-Level Branch Prediction, and Compressed Code RISC Processor

This column features retrospectives from the authors of six MICRO Test of Time award-winning papers: "MIPS: A Microprocessor Architecture" by Norman Jouppi and colleagues; "HPS, A New Microarchitecture: Rationale and Introduction" by Yale Patt, Wen-Mei Hwu, and Mike Shebanow; "Critical Issues Regarding HPS, A High Performance Microarchitecture" by Yale Patt and colleagues; "Hardware Support for Large Atomic Units in Dynamically Scheduled Machines" by Steve Melvin, Mike Shebanow, and Yale Patt; "Two-Level Adaptive Training Branch Prediction" by Tse-Yu Yeh and Yale Patt; and "Executing Compressed Programs on an Embedded RISC Architecture" by Andy Wolfe and Alex Chanin.

[1]  Onur Mutlu,et al.  Introducing the MICRO Test of Time Awards: Concept, Process, 2014 Winners, and the Future , 2015, IEEE Micro.

[2]  Yale N. Patt,et al.  Enhancing instruction scheduling with a block-structured ISA , 2007, International Journal of Parallel Programming.

[3]  Michael Shebanow,et al.  Single instruction stream parallelism is greater than two , 1991, ISCA '91.

[4]  S. McFarling.  Combining Branch Predictors , 1993 .

[5]  Robert M. Keller,et al.  Look-Ahead Processors , 1975, CSUR.

[6]  Andrew R. Pleszkun,et al.  Implementation of precise interrupts in pipelined processors , 1985, ISCA '98.

[7]  David R. Ditzel,et al.  The hardware architecture of the CRISP microprocessor , 1987, ISCA '87.

[8]  Yale N. Patt,et al.  HPS, a new microarchitecture: rationale and introduction , 1985, MICRO 18.

[9]  Norman P. Jouppi,et al.  MIPS: A microprocessor architecture , 1982, MICRO 15.

[10]  Andrew Wolfe,et al.  Executing compressed programs on an embedded RISC architecture , 1992, MICRO.

[11]  Onur Mutlu,et al.  The 2014 MICRO Test of Time Award Winners: From 1978 to 1992 , 2016, IEEE Micro.

[12]  Yale N. Patt,et al.  Critical issues regarding HPS, a high performance microarchitecture , 1985, MICRO 18.

[13]  Leslie Kohn,et al.  Introducing the Intel i860 64-bit microprocessor , 1989, IEEE Micro.

[14]  David B. Papworth.  Tuning the Pentium Pro microarchitecture , 1996, IEEE Micro.

[15]  James E. Smith,et al.  A study of branch prediction strategies , 1981, ISCA '98.

[16]  Yale N. Patt,et al.  A two-level approach to making class predictions , 2003, 36th Annual Hawaii International Conference on System Sciences, 2003. Proceedings of the.

[17]  Jack B. Dennis,et al.  A preliminary architecture for a basic data-flow processor , 1974, ISCA '98.

[18]  R. M. Tomasulo,et al.  An efficient algorithm for exploiting multiple arithmetic units , 1995 .

[19]  Yale N. Patt,et al.  Hardware support for large atomic units in dynamically scheduled machines , 1988, MICRO 1988.

[20]  Joseph T. Rahmeh,et al.  Improving the accuracy of dynamic branch prediction using branch correlation , 1992, ASPLOS V.

[21]  Robert P. Colwell,et al.  Instruction Sets and Beyond: Computers, Complexity, and Controversy , 1985, Computer.