The Role of Membrane Threshold and Rate in STDP Silicon Neuron Circuit Simulation

Spike-timing dependent synaptic plasticity (STDP) circuitry is designed in 0.35µm CMOS VLSI. By setting different circuit parameters and generating diverse spike inputs, we got different steady weight distributions. Through analysing these simulation results, we show the effect of membrane threshold and input rate in STDP adaptation.

[1]  P. J. Sjöström,et al.  Rate, Timing, and Cooperativity Jointly Determine Cortical Synaptic Plasticity , 2001, Neuron.

[2]  E. D. Di Paolo.  Spike-Timing Dependent Plasticity for Evolved Robots , 2002 .

[3]  G. Stuart,et al.  Determinants of Spike Timing-Dependent Synaptic Plasticity , 2001, Neuron.

[4]  L. Abbott,et al.  Competitive Hebbian learning through spike-timing-dependent synaptic plasticity , 2000, Nature Neuroscience.

[5]  Alan F. Murray,et al.  Synchrony detection and amplification by silicon neurons with STDP synapses , 2004, IEEE Transactions on Neural Networks.

[6]  Mark C. W. van Rossum,et al.  Stable Hebbian Learning from Spike Timing-Dependent Plasticity , 2000, The Journal of Neuroscience.

[7]  Christof Koch,et al.  Biophysics of Computation: Information Processing in Single Neurons (Computational Neuroscience Series) , 1998 .

[8]  Vivien A. Casagrande,et al.  Biophysics of Computation: Information Processing in Single Neurons , 1999 .

[9]  Stefan Rotter,et al.  Correlated input spike trains and their effects on the response of the leaky integrate-and-fire neuron , 2002, Neurocomputing.

[10]  M. Carandini,et al.  Membrane Potential and Firing Rate in Cat Primary Visual Cortex , 2000, The Journal of Neuroscience.

[11]  M. Tsodyks.  Spike-timing-dependent synaptic plasticity – the long road towards understanding neuronal mechanisms of learning and memory , 2002, Trends in Neurosciences.

[12]  S. J. Martin,et al.  Synaptic plasticity and memory: an evaluation of the hypothesis. , 2000, Annual review of neuroscience.