Improving the NBTI characteristics of long-channel PMOSFETs by short channel with source underlap structure

Recently long-channel PMOS transistors are being used in delay circuits to increase delay time. Negative Bias Temperature Instability (NBTI) has channel length dependency which shows that long-channel devices degrade more than short channel devices. We suggest a source underlap structure with short channel transistor to solve this problem. We confirmed the short-channel device with underlap structure shows improved NBTI characteristics compared to normal long-channel device through a device simulation.

[1]  Jean-Luc Ogier,et al.  Geometry effects on the NBTI degradation of PMOS transistors , 2008, 2008 IEEE International Integrated Reliability Workshop Final Report.

[2]  Ming-Fu Li,et al.  On-The-Fly Interface Trap Measurement and Its Impact on the Understanding of NBTI Mechanism for p-MOSFETs with SiON Gate Dielectric , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  V. Huard,et al.  On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  S. Mahapatra,et al.  On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress , 2006, IEEE Transactions on Electron Devices.

[5]  C. W. Lee,et al.  Impact of gate length and gate oxide thickness on the relationship of FN-stress induced degradation parameters , 2011, 2011 IEEE International Integrated Reliability Workshop Final Report.