Design of Energy-Efficient High-Speed Links via Forward Error Correction

In this brief, we show that forward error correction (FEC) can reduce power in high-speed serial links. This is achieved by trading off the FEC coding gain with specifications on transmit swing, analog-to-digital converter (ADC) precision, jitter tolerance, receive amplification, and by enabling higher signal constellations. For a 20-in FR4 link carrying 10-Gb/s data, we demonstrate: 1) an 18-mW/Gb/s savings in the ADC; 2) a 1-mW/Gb/s reduction in transmit driver power; 3) up to 6× improvement in transmit jitter tolerance; and 4) a 25- to 40-mV improvement in comparator offset tolerance with 3× smaller swing.

[1]  V. Stojanovic,et al.  Channel Coding For High-Speed Links: A Systematic Look at Code Performance and System Simulation , 2009, IEEE Transactions on Advanced Packaging.

[2]  Kamran Azadet,et al.  Equalization and FEC techniques for optical transceivers , 2002, IEEE J. Solid State Circuits.

[3]  Vladimir Stojanovic,et al.  Channel-limited high-speed links: modeling, analysis and design , 2005 .

[4]  R.L. Narasimha,et al.  Forward error correction for high-speed I/O , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.

[5]  E. Prete,et al.  A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory Interfaces , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  William J. Dally,et al.  A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Naresh R. Shanbhag,et al.  High-speed architectures for Reed-Solomon decoders , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[8]  J.E. Jaussi,et al.  Modeling and Analysis of High-Speed I/O Links , 2009, IEEE Transactions on Advanced Packaging.

[9]  Vladimir Stojanovic,et al.  Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example , 2008, ICCAD 2008.

[10]  Naresh Shanbhag,et al.  Energy-efficient performance budgeting in FEC-based high-speed I/O links , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[11]  Gu-Yeon Wei,et al.  A 7.5-GS/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS , 2009, 2009 Symposium on VLSI Circuits.

[12]  James E. Jaussi,et al.  A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[13]  David A. Johns,et al.  Coding schemes for chip-to-chip interconnect applications , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Chaitali Chakrabarti,et al.  A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.