We introduce in this paper, OpenTimer, an open-source timing analysis tool that efficiently supports (1) both block-based and path-based timing propagations, (2) common path pessimism removal (CPPR), and (3) incremental processing. OpenTimer works on industry formats (e.g., .v, .spef, .lib, .sdc) and is designed to be parallel and portable. To further facilitate integration between timing and other electronic design automation (EDA) applications such as timing-driven placement and routing, OpenTimer provides user-friendly application programming interface (API) for inactive analysis. Experimental results on industry benchmarks released from TAU 2015 timing analysis contest have demonstrated remarkable results achieved by OpenTimer, especially in its order-of-magnitude speedup over existing timers.
[1]
Rakesh Chadha,et al.
Static Timing Analysis for Nanometer Designs: A Practical Approach
,
2009
.
[2]
Martin D. F. Wong,et al.
UI-Timer: An ultra-fast clock network pessimism removal algorithm
,
2014,
2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[3]
Jin Hu,et al.
TAU 2014 contest on removing common path pessimism during timing analysis
,
2014,
ICCAD.
[4]
Yu-Wei Chang,et al.
iTimerC: Common path pessimism removal using effective reduction methods
,
2014,
2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).