Design and implementation of Fast Radix-2 and radix-4 ACSU with different adders in Viterbi decoder

Convolutional coding technique is used for unfailing data broadcast. Viterbi decoder is used to decode the data at the receiver end. In Viterbi decoder more time taking block is Add Compare and Selection Unit which depends on Branch metric and path metric values. In previous work Carry look ahead adder was used in ACS unit. In this paper Sparse Kogge Stone, Brent Kung, Knowles adders are used in ACS unit to achieve less time delay and low power consumption.

[1]  Matthias Hiller,et al.  Seesaw: An Area-Optimized FPGA Viterbi Decoder for PUFs , 2014, 2014 17th Euromicro Conference on Digital System Design.

[2]  Pallavi Saxena.  Design of low power and high speed Carry Select Adder using Brent Kung adder , 2015, 2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA).

[3]  S. Harsha Prakash,et al.  Design of A 16 PSK Viterbi decoder for high bit data rate decoder , 2015, 2015 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT).

[4]  Pawan Kumar,et al.  Design of Modified Parallel Prefix Knowles Adder , 2014 .

[5]  S. K. Srivatsa,et al.  Comparison of fast radix 2 ACS with adaptive fast radix 2 ACS in Viterbi Decoder , 2013, 2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT).

[6]  S. A. Hariprasad,et al.  AN EFFICIENT VITERBI DECODER , 2012 .

[7]  S. V. Viraktamath,et al.  Impact of code rate on the performance of Viterbi decoder in AWGN channel , 2014, 2014 IEEE International Conference on Computational Intelligence and Computing Research.

[8]  S.K. Srivatsa,et al.  Implementation of Radix2 ACS in Adaptive Viterbi decoder , 2011, International Conference on Nanoscience, Engineering and Technology (ICONSET 2011).

[9]  Andrew J. Viterbi,et al.  Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.

[10]  Mário P. Véstias,et al.  Design of High-Speed Viterbi Decoders on Virtex-6 FPGAs , 2012, 2012 15th Euromicro Conference on Digital System Design.

[11]  John Sahaya Rani Alex,et al.  Modified Viterbi decoder for HMM based speech recognition system , 2014, 2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT).

[12]  Altaf O. Mulani,et al.  Different Approaches For Implementation of Viterbi decoder on reconfigurable platform , 2015, 2015 International Conference on Pervasive Computing (ICPC).