GigaOp DSP on FPGA
暂无分享,去创建一个
[1] Jean Vuillemin. On Computing Power , 1994, Programming Languages and System Architectures.
[2] Karl S. Hemmert,et al. An Application-Specific Compiler for High-Speed Binary Image Morphology , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).
[3] Richard J. Carter,et al. Defect tolerance on the Teramac custom computer , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[4] Thomas S. Huang,et al. Image processing , 1971 .
[5] Laurence E. Turner,et al. Implementation of Fast Fourier Transforms and Discrete Cosine Transforms in FPGAs , 1995, FPL.
[6] A. Tolstoy,et al. Matched Field Processing for Underwater Acoustics , 1992 .
[7] Laurence E. Turner,et al. BIT-Serial FIR Filters with CSD Coefficients for FPGAs , 1995, FPL.
[8] Richard J. Carter,et al. Exploring architectures for volume visualization on the Teramac custom computer , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[9] A. Lynn Abbott,et al. Implementation of a 2-D Fast Fourier Transform on an FPGA-Based Custom Computing Machine , 1995, FPL.
[10] Peter M. Athanas,et al. A run-time reconfigurable engine for image interpolation , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[11] Karl S. Hemmert,et al. A CAD suite for high-performance FPGA design , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).
[12] B.E. Nelson. Configurable computing and sonar processing - architectures and implementations , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).
[13] Peter M. Kogge,et al. The Architecture of Symbolic Computers , 1990 .
[14] David R. Martinez,et al. Field programmable gate array based radar front-end digital signal processing , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).
[15] Viktor K. Prasanna,et al. Fast parallel implementation of DFT using configurable devices , 1997, FPL.
[16] Russell Tessier,et al. c ○ 2001 Kluwer Academic Publishers. Manufactured in The Netherlands. Reconfigurable Computing for Digital Signal Processing: A Survey ∗ , 1999 .
[17] Ray Andraka,et al. A survey of CORDIC algorithms for FPGA based computers , 1998, FPGA '98.
[18] Brent E. Nelson,et al. A reconfigurable computing architecture for microsensors , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).
[19] Chris Dick. Computing the Discrete Fourier Transform on FPGA Based Systolic Arrays , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.
[20] Fred Harris,et al. Fir Filtering with Fpgas Using Quadrature Sigma-Delta Modulation Encoding , 1996, Fourth International Symposium on Signal Processing and Its Applications.
[21] Milan Sonka,et al. Image Processing, Analysis and Machine Vision , 1993, Springer US.
[22] C. Burrus,et al. Array Signal Processing , 1989 .
[23] Peter M. Kogge,et al. The Architecture of Pipelined Computers , 1981 .
[24] Philip A. Araman,et al. Using MORRPH in an industrial machine vision system , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.