Aging-Temperature-and-Propagation Induced Pulse-Broadening Aware Soft Error Rate Estimation for nano-Scale CMOS
暂无分享,去创建一个
[1] Yu Wang,et al. Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Sanjit A. Seshia,et al. Design as you see FIT: System-level soft error analysis of sequential circuits , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[3] M. Gaillardin,et al. New Insights Into Single Event Transient Propagation in Chains of Inverters—Evidence for Propagation-Induced Pulse Broadening , 2007, IEEE Transactions on Nuclear Science.
[4] Emre Salman,et al. Reducing Delay Uncertainty in Deeply Scaled Integrated Circuits Using Interdependent Timing Constraints , 2010 .
[5] Subhasish Mitra,et al. Circuit failure prediction to overcome scaled CMOS reliability challenges , 2007, 2007 IEEE International Test Conference.
[6] M. Gadlage,et al. Soft Errors Induced by High-Energy Electrons , 2017, IEEE Transactions on Device and Materials Reliability.
[7] Ji Li,et al. Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits , 2017, ACM Trans. Design Autom. Electr. Syst..
[8] Charles H.-P. Wen,et al. Layout-Based Soft Error Rate Estimation Framework Considering Multiple Transient Faults—From Device to Circuit Level , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Jacob A. Abraham,et al. Efficient soft error vulnerability estimation of complex designs , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[10] David Blaauw,et al. Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Cecilia Metra,et al. Impact of Aging Phenomena on Soft Error Susceptibility , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.
[12] Mehdi Baradaran Tahoori,et al. A cross-layer analysis of Soft Error, aging and process variation in Near Threshold Computing , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[13] Mehdi Baradaran Tahoori,et al. Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs) , 2011, 2011 Design, Automation & Test in Europe.
[14] Maxim S. Gorbunov,et al. Layout-aware Soft Error Rate Estimation Technique for Integrated Circuits under the Environment with Energetic Charged Particles , 2017 .
[15] Saeed Safari,et al. A cross-layer SER analysis in the presence of PVTA variations , 2015, Microelectron. Reliab..
[16] Charles H.-P. Wen,et al. TASSER: A temperature-aware statistical soft-error-rate analysis framework for combinational circuits , 2014, Fifteenth International Symposium on Quality Electronic Design.
[17] Mahdi Fazeli,et al. Soft error rate estimation for Combinational Logic in Presence of Single Event Multiple Transients , 2014, J. Circuits Syst. Comput..
[18] Cecilia Metra,et al. Impact of Bias Temperature Instability on Soft Error Susceptibility , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[19] Sylvain Clerc,et al. Charge Collection Physical Modeling for Soft Error Rate Computational Simulation in Digital Circuits , 2016 .
[20] Charles H.-P. Wen,et al. Aging-aware statistical soft-error-rate analysis for nano-scaled CMOS designs , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).