A multi-model power estimation engine for accuracy optimization
暂无分享,去创建一个
Rodolfo Azevedo | Guido Araujo | Luiz Cláudio Villar dos Santos | Felipe Klein | Roberto Leao | R. Azevedo | G. Araújo | F. Klein | L. Santos | R. Leao
[1] Anand Raghunathan,et al. Power monitors: a framework for system-level power estimation using heterogeneous power models , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.
[2] Farid N. Najm,et al. Power macromodeling for high level power estimation , 1997, DAC.
[3] Eike Schmidt,et al. A new parameterizable power macro-model for datapath components , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[4] Enrico Macii,et al. Fast characterization of RTL power macromodels , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[5] Marios C. Papaefthymiou,et al. A Markov chain sequence generator for power macromodeling , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Enrico Macii,et al. Clustered table-based macromodels for RTL power estimation , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.
[7] Jan M. Rabaey,et al. Activity-sensitive architectural power analysis , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Enrico Macii,et al. Power Macro-Models for High-Level Power Estimation , 2018, Low-Power Electronics Design.
[9] R. Azevedo,et al. An efficient framework for high-level power exploration , 2007, 2007 50th Midwest Symposium on Circuits and Systems.
[10] Luca Benini,et al. Robust RTL power macromodels , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[11] Massoud Pedram,et al. Statistical design of macro-models for RT-level power evaluation , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.
[12] L. Benini,et al. Lookup table power macro-models for behavioral library components , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.
[13] Farid N. Najm,et al. Analytical models for RTL power estimation of combinational andsequential circuits , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..