A Method for Fast Hardware Specialization at Run-Time
暂无分享,去创建一个
[1] Satnam Singh,et al. Dynamic specialisation of XC6200 FPGAs by partial evaluation , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[2] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[3] Brad L. Hutchings,et al. Improving functional density using run-time circuit reconfiguration [FPGAs] , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[4] Satnam Singh,et al. Expressing dynamic reconfiguration by partial evaluation , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[5] Frank Vahid,et al. Warp Processors , 2004, ACM Trans. Design Autom. Electr. Syst..
[6] J WirthlinMichael,et al. Improving functional density using run-time circuit reconfiguration , 1998 .
[7] Shoji Yamamoto,et al. Data Dependent Circuit for Subgraph Isomorphism Problem , 2002, FPL.
[8] John D. Villasenor,et al. Configurable computing solutions for automatic target recognition , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[9] William H. Mangione-Smith,et al. A case study of partially evaluated hardware circuits: Key-specific DES , 1997, FPL.
[10] Sharad Malik,et al. Accelerating Boolean satisfiability with configurable hardware , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).