A Study of Gate-Sensing and Channel-Sensing (GSCS) Transient Analysis Method—Part I: Fundamental Theory and Applications to Study of the Trapped Charge Vertical Location and Capture Efficiency of SONOS-Type Devices
暂无分享,去创建一个
Rich Liu | Hang-Ting Lue | Kuang-Yeu Hsieh | Chih-Yuan Lu | Pei-Ying Du | K. Hsieh | Chih-Yuan Lu | H. Lue | Szu-Yu Wang | R. Liu | Szu-Yu Wang | P. Du
[1] M.J. van Duuren,et al. Experimental Extraction of the Charge Centroid and of the Charge Type in the P/E Operation of Sonos Memory Cells , 2006, 2006 International Electron Devices Meeting.
[2] Y. Okuyama,et al. Characterization of Charge Traps in Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) Structures for Embedded Flash Memories , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[3] K. Ng,et al. The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.
[4] B. Eitan,et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.
[5] E. Lai,et al. Study of the Gate-Sensing and Channel-Sensing Transient Analysis Method for Monitoring the Charge Vertical Location of SONOS-Type Devices , 2007, IEEE Transactions on Device and Materials Reliability.
[6] Y. Shih,et al. BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[7] Chih-Yuan Lu,et al. A Novel Gate-Sensing and Channel-Sensing Transient Analysis Method for Real-Time Monitoring of Charge Vertical Location in Sonos-Type Devices and its Applications in Reliability Studies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[8] E. Suzuki,et al. Traps created at the interface between the nitride and the oxide on the nitride by thermal oxidation , 1983 .
[9] Kinam Kim,et al. Technology for sub-50nm DRAM and NAND flash manufacturing , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..