论文信息 - A 12-bit 80 Ms/s 110 mW floating analog-to-digital converter

A 12-bit 80 Ms/s 110 mW floating analog-to-digital converter

A 12-bit 80 Ms/s 110 mW CMOS floating analog-to-digital converter (ADC) has been integrated into an area of 0.5 mm/sup 2/. This ADC has excellent characteristics, such as simple architecture, small size, high speed, high resolution, low power dissipation and adaptive time sampling interval adjustment. In this design, three stages, coarse, mid and fine A/D conversion, are accomplished in floating architecture, which saves area and power dissipation. Consequently, a large number of comparators have been removed. The chip used 0.6 /spl mu/m double poly, treble metal CMOS technology.

Oliver Chiu-sing Choy | Cheong-fat Chan | Hongwei Wang

[1] K. Bult,et al. An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2 , 1997, IEEE J. Solid State Circuits.

[2] Ardie G. W. Venes,et al. An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing , 1996 .

[3] R. Roovers,et al. A 12 b 50 M sample/s cascaded folding and interpolating ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[4] Masaki Ishida,et al. A 10-b 100-Msample/s pipelined subranging BiCMOS ADC , 1993 .

[5] Asad A. Abidi,et al. A 10-b, 75-MHz two-stage pipelined bipolar A/D converter , 1993 .