论文信息 - A low-voltage, low-power, high-linearity cmos four-quadrant analog multiplier

A low-voltage, low-power, high-linearity cmos four-quadrant analog multiplier

A compact four-quadrant analog multiplier circuit using strong inversion saturated MOSFETs is presented. The circuit is formed by connecting simple 2-input "combiner" and "subtracter" cells in a novel topology. The proposed multiplier features low-voltage operation, very low quiescent power consumption, high-linearity and high operating frequency. In comparison with a previously reported multiplier circuit, simulated results using a 0.35-mum CMOS process show that, under the same static power consumption and supply voltage level of 1.2-V, the proposed circuit exhibits better linearity.

A. Demosthenous | C. Sawigun | D. Pal

[1] K. Bult,et al. A CMOS Four-Quadrant Analog Multiplier , 1986 .

[2] Franco Maloberti,et al. On the design of low-voltage, low-power CMOS analog multipliers for RF applications , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3] Chung-Yu Wu,et al. A parallel structure for CMOS four-quadrant analog multipliers and its application to a 2-GHz RF downconversion mixer , 1998 .

[4] T.Z.A. Zulkifli,et al. Design of tunable CMOS up-conversion mixer for RF integrated circuit , 2004, 2004 IEEE Region 10 Conference TENCON 2004..

[5] Chung-Yu Wu,et al. A 2-V low-power CMOS direct-conversion quadrature modulator with integrated quadrature voltage-controlled oscillator and RF amplifier for GHz RF transmitter applications , 2002 .

[6] Benjamin J. Blalock,et al. A 1.2-V CMOS four-quadrant analog multiplier , 1999, 1999 Southwest Symposium on Mixed-Signal Design (Cat. No.99EX286).

[7] Franco Maloberti,et al. A low-voltage CMOS multiplier for RF applications , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[8] Franco Maloberti,et al. Low-voltage CMOS four-quadrant analogue multiplier for RF applications , 1998 .