Multi-core platform has become a trend in hand-held embedded systems, such as smartphone and tablet. To improve the video decoding performance by using the multiple cores, one of parallel algorithms should be adopted. However, different parallel algorithm should be selected for different video standard on different platform. Therefore, an engine to estimate performance on a target platform from existing single-thread video decoder is very helpful. This paper proposes a Multi-core Video decoder System level analytics Engine (MVSE) to estimate the performance on a target multi-core platform. In the MVSE, a general video decoder runs according to profiling data and macroblock information by three major parallel algorithms. The profiling data and macroblock information are obtained from existing single-thread video decoder so that the MVSE can support different video standard. The MVSE runs on target platform to consider the effect of memory access contention and cache intercommunication, which are traditionally difficult to estimate. Our experimental result shows the MVSE estimation is accuracy enough. The estimation results from MVSE shows the best speedup ratio is 1.7 times in a dual-core platform and 2.9 times in a quad-core platform for H.264 720p decoding. In addition, MVSE is also helpful for hardware and software co-design in heterogeneous computing. The experimental results show the best performance is improved by VLD hardware, and the speedup ratio is 2.3 times in a dual-core platform and 3.9 times in a quad-core platform.
[1]
Florian H. Seitner,et al.
Evaluation of data-parallel H.264 decoding approaches for strongly resource-restricted architectures
,
2010,
Multimedia Tools and Applications.
[2]
Jong-Tae Kim,et al.
Novel approaches to parallel H.264 decoder on symmetric multicore systems
,
2009,
2009 IEEE International Conference on Acoustics, Speech and Signal Processing.
[3]
Florian H. Seitner,et al.
Development of a High-Level Simulation Approach and Its Application to Multicore Video Decoding
,
2009,
IEEE Transactions on Circuits and Systems for Video Technology.
[4]
Tatsuji Moriyoshi,et al.
Parallelization of H.264 video decoder for embedded multicore processor
,
2008,
2008 IEEE International Conference on Multimedia and Expo.
[5]
Erik B. van der Tol,et al.
Mapping of H.264 decoding on a multiprocessor architecture
,
2003,
IS&T/SPIE Electronic Imaging.
[6]
Ding-Yun Chen,et al.
A novel parallel H.264 decoder using dynamic load balance on dual core embedded system
,
2012,
2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).
[8]
Do-Hyung Kim,et al.
H.264 decoder on embedded dual core with dynamically load-balanced functional paritioning
,
2010,
2010 IEEE International Conference on Image Processing.