Methodology for Ultra Deep Sub-micro Integrated Circuit Interconnect Geometric Variation Extraction

Interconnect geometric variation extraction is a key factor for the integrated circuit design for manufacturability research and development,under ultra deep sub-micro process nodes.Based on resistance and capacitance test structures and the corresponding equations,a methodology for interconnect geometric variation is demonstrated,the feasibility,errors and the tips for test chip designing and simulation work are analysed and discussed.