Low-power techniques for network security processors

In this paper, we present several techniques for low-power design, including a descriptor-based low-power scheduling algorithm, design of dynamic voltage generator, and dual threshold voltage assignments, for network security processors. The experiments show that the proposed methods and designs provide the opportunity for network security processors to achieve the goals of both high performance and low power.

[1]  Majid Sarrafzadeh,et al.  Potential slack: an effective metric of combinational circuit performance , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[2]  Cheng-Wen Wu,et al.  A high-throughput low-cost AES processor , 2003, IEEE Communications Magazine.

[3]  James Kao,et al.  Subthreshold leakage modeling and reduction techniques , 2002, ICCAD 2002.

[4]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[5]  Sharad Malik,et al.  A Survey of Optimization Techniques Targeting Low Power VLSI Circuits , 1995, 32nd Design Automation Conference.

[6]  Shekhar Y. Borkar,et al.  Low power design challenges for the decade (invited talk) , 2001, ASP-DAC '01.

[7]  TingTing Hwang,et al.  Low power design using dual threshold voltage , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[8]  TingTing Hwang,et al.  Low power design using dual threshold voltage , 2004 .

[9]  Shekhar Borkar,et al.  Low power design challenges for the decade , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[10]  Jenq Kuen Lee,et al.  Power-Aware Scheduling for Parallel Security Processors with Analytical Models , 2004, LCPC.

[11]  Cheng-Wen Wu,et al.  Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[12]  James W. Layland,et al.  Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.

[13]  Chung Laung Liu,et al.  Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.