Parallel-Prefix Adder in Spin-Orbit Torque Magnetic RAM for High Bit-Width Non-Volatile Computation

Recently, many computing-in-memory (CIM) systems based on non-volatile devices have been implemented well. However, they perform poorly in high bit-width processes due to device access latency and energy cost. In this brief, we present an in memory fully non-volatile parallel-prefix adder(PPA) based on CIM system for 2T1MTJ spin-orbit torque magnetic random access memory(SOT MRAM). Unlike traditional CMOS circuits, CIM prefers uniform logic gates(only AND or OR gates at each logic level). Thus, to calculate the output of each logic level, traditional AND/OR logic is substituted with MAJORITY/NOT logic. We also propose an optimized logical mapping strategy that requires one write operation instead of continuous write operations at each write-back stage, which maximizes the performance benefits of the PPA.

[1]  Weisheng Zhao,et al.  A Novel Computing-in-Memory Platform Based on Hybrid Spintronic/CMOS Memory , 2022, IEEE Transactions on Electron Devices.

[2]  Y. Chih,et al.  A 40-nm 118.44-TOPS/W Voltage-Sensing Compute-in-Memory RRAM Macro With Write Verification and Multi-Bit Encoding , 2022, IEEE Journal of Solid-State Circuits.

[3]  Zhaohao Wang,et al.  Computing-in-Memory Paradigm Based on STT-MRAM with Synergetic Read/Write-Like Modes , 2021, 2021 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  M. H. Moaiyeri,et al.  Ultra-Efficient Nonvolatile Approximate Full-Adder With Spin-Hall-Assisted MTJ Cells for In-Memory Computing Applications , 2021, IEEE Transactions on Magnetics.

[5]  John Reuben,et al.  Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates , 2021, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Yitao Ma,et al.  Dual-Port SOT-MRAM Achieving 90-MHz Read and 60-MHz Write Operations Under Field-Assistance-Free Condition , 2020, IEEE Journal of Solid-State Circuits.

[7]  Haibin Shen,et al.  A Robust 8-Bit Non-Volatile Computing-in-Memory Core for Low-Power Parallel MAC Operations , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Sachin S. Sapatnekar,et al.  In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping , 2019, IEEE Transactions on Computers.

[9]  Sachin S. Sapatnekar,et al.  Using Spin-Hall MTJs to Build an Energy-Efficient In-memory Computation Platform , 2019, 20th International Symposium on Quality Electronic Design (ISQED).

[10]  Xiaochen Peng,et al.  STT-MRAM Design Technology Co-optimization for Hardware Neural Networks , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[11]  Anand Raghunathan,et al.  Computing in Memory With Spin-Transfer Torque Magnetic RAM , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  K. Sridharan,et al.  Majority Logic Formulations for Parallel Adder Designs at Reduced Delay and Circuit Complexity , 2017, IEEE Transactions on Computers.

[13]  Hideo Ohno,et al.  A sub-ns three-terminal spin-orbit torque induced switching device , 2016, 2016 IEEE Symposium on VLSI Technology.

[14]  Cong Xu,et al.  Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[15]  D. Ralph,et al.  Nanosecond-Timescale Low Energy Switching of In-Plane Magnetic Tunnel Junctions through Dynamic Oersted-Field-Assisted Spin Hall Effect. , 2016, Nano letters.

[16]  Engin Ipek,et al.  Compact Model for Spin–Orbit Magnetic Tunnel Junctions , 2016, IEEE Transactions on Electron Devices.

[17]  Bernard Dieny,et al.  Synchronous 8-bit Non-Volatile Full-Adder based on Spin Transfer Torque Magnetic Tunnel Junction , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.