A Quantization Noise Suppression Technique for$DeltaSigma$Fractional-$N$Frequency Synthesizers

The first circuit implementation of quantization noise suppression technique for DeltaSigma fractional- N frequency synthesizers using reduced step size of frequency dividers is presented in this paper. This technique is based on a 1/1.5 divider cell which can reduce the step size of the frequency divider to 0.5 and thus the reduced step size suppresses the quantization noise by 6 dB. This frequency synthesizer is intended for a WLAN 802.11a/WiMAX 802.16e transceiver. This chip is implemented in a 0.18-mum CMOS process and the die size is 1.23 mm times 0.83 mm. The power consumption is 47.8 mW. The in-band phase noise of -100 dBc/Hz at 10 kHz offset and out-of-band phase noise of -124 dBc/Hz at 1MHz offset are measured with a loop bandwidth of 200 kHz. The frequency resolution is less than 1 Hz and the lock time is smaller than 10 mus

[1]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[2]  Razak Hossain,et al.  Low power design using double edge triggered flip-flops , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Shigeki Obote,et al.  Novel fractional-N PLL frequency synthesizer with reduced phase error , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.

[4]  Michael H. Perrott,et al.  A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.

[5]  M. A. Copeland,et al.  Design and realization of a digital /spl Delta//spl Sigma/ modulator for fractional-n frequency synthesis , 1999 .

[6]  Wei-Zen Chen,et al.  A 2-V, 1.8-GHz BJT phase-locked loop , 1999 .

[7]  Bang-Sup Song,et al.  A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order ΔΣ modulator , 2000 .

[8]  B.-S. Song,et al.  A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[9]  C.S. Vaucher,et al.  A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[10]  H.C. Luong,et al.  A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[11]  A. Molnar,et al.  A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  John R. Long,et al.  Differentially driven symmetric microstrip inductors , 2002 .

[13]  Mitchell D. Trott,et al.  A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis , 2002, IEEE J. Solid State Circuits.

[14]  A. Hafez,et al.  Phase mismatch in phase switching frequency dividers , 2003, Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442).

[15]  M. Elmasry,et al.  A wideband sigma-delta phase-locked-loop modulator for wireless applications , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[16]  Behzad Razavi.  A Modeling Approach for ¿¿ FractionalN Frequency Synthesizers Allowing Straightforward Noise Analysis , 2003 .

[17]  Byeong-Ha Park,et al.  A /spl Sigma/-/spl Delta/ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications , 2004 .

[18]  Lars C. Jansson,et al.  A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.

[19]  Kang-Yoon Lee,et al.  A CMOS dual-band fractional-n synthesizer with reference doubler and compensated charge pump , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[20]  D.J. Allstot,et al.  A 1.5V 28mA fully-integrated fast-locking quad-band GSM-GPRS transmitter with digital auto-calibration in 130nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[21]  In-Chul Hwang,et al.  A /spl Sigma/-/spl Delta/ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications , 2004, IEEE Journal of Solid-State Circuits.

[22]  R. Castello,et al.  A 700-kHz bandwidth /spl Sigma//spl Delta/ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications , 2004, IEEE Journal of Solid-State Circuits.

[23]  A.M. Niknejad,et al.  A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration , 2005, IEEE Journal of Solid-State Circuits.

[24]  Tao Wang,et al.  A dual-mode truly modular programmable fractional divider based on a 1/1.5 divider cell , 2005, IEEE Microwave and Wireless Components Letters.

[25]  D. Leenaerts,et al.  A fast-hopping single-PLL 3-band UWB synthesizer in 0.25/spl mu/m SiGe BiCMOS , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[26]  M.H. Perrott,et al.  Bandwidth extension of low noise fractional-N synthesizers , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[27]  Yongsam Moon,et al.  A divide-by-16.5 circuit for 10-gb ethernet transceiver in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.