论文信息 - Tunable low-voltage dual-directional ESD protection for RFICs

Tunable low-voltage dual-directional ESD protection for RFICs

This paper reports a tunable low triggering voltage, dual-directional SCR ESD protection structure in CMOS for RF ICs. A new embedded gate-coupling technique is used to reduce and adjust its triggering voltage. Experiment shows a low discharging resistance of ∼0.26Ω, low leakage current of ∼0.19nA, low parasitic capacitance of ∼150fF and ultra fast response time of ∼100pS. This structure achieves ESD protection of >9.20kV HBM and >500V CDM for a 90µm device. A high ESD protection to Si ratio of ESDV∼8.17V/µm<sup>2</sup> is obtained for RF IC applications.

[1] Charvaka Duvvury,et al. A synthesis of ESD input protection scheme , 1992 .

[2] Haigang Feng,et al. A review on RF ESD protection design , 2005, IEEE Transactions on Electron Devices.

[3] Lifang Lou,et al. An Unassisted, Low Trigger-, and High Holding-Voltage SCR (uSCR) for On-Chip ESD-Protection Applications , 2007, IEEE Electron Device Letters.

[4] T. Polgreen,et al. A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.

[5] Zhiwei Liu,et al. An Improved Bidirectional SCR Structure for Low-Triggering ESD Protection Applications , 2008, IEEE Electron Device Letters.

[6] Albert Wang,et al. An on-chip ESD protection circuit with low trigger voltage in BiCMOS technology , 2001 .

[7] Chung-Yu Wu,et al. A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS ICs , 1997 .