Dead-Time Elimination for Voltage Source Inverters

A novel dead-time elimination method is presented in this paper for voltage source inverters. This method is based on decomposing of a generic phase-leg into two basic switching cells, which are configured with a controllable switch in series with an uncontrollable diode. Therefore, dead-time is not needed. In comparison to using expensive current sensors, this method precisely determines the load current direction by detecting which anti-parallel diode conducts in a phase-leg. A low-cost diode-conduction detector is developed to measure the operating state of the anti-parallel diode. In comparison with complicated compensators, this method features simple logic and flexible implementation. This method significantly reduces the output distortion and regains the output RMS value. The principle of the proposed dead-time elimination method is described in detail. Simulation and experimental results are given to demonstrate the validity and features of this new method.

[1]  Russel J. Kerkman,et al.  Pulse based dead time compensator for PWM voltage inverters , 1995, Proceedings of IECON '95 - 21st Annual Conference on IEEE Industrial Electronics.

[2]  Dragan Maksimovic,et al.  Sensorless optimization of dead times in dc–dc converters with synchronous rectifiers , 2006, IEEE Transactions on Power Electronics.

[3]  Holmes,et al.  Pulse width modulation for power converters , 2003 .

[4]  Hyun-Soo Kim,et al.  On-line dead-time compensation method using disturbance observer , 2003 .

[5]  R. Echavarria,et al.  Elimination of dead time effects in three phase inverters , 1996, V IEEE International Power Electronics Congress Technical Proceedings, CIEP 96.

[6]  T.A. Lipo,et al.  On-line dead time compensation technique for open-loop PWM-VSI drives , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[7]  Young-Seok Kim,et al.  A novel dead time minimization algorithm of the PWM inverter , 1999, Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370).

[8]  I. Batarseh,et al.  Maximum Efficiency Point Tracking (MEPT) Method and Digital Dead Time Control Implementation , 2006, IEEE Transactions on Power Electronics.

[9]  Wing Hong Lau,et al.  Analytical technique for calculating the output harmonics of an H-bridge inverter with dead time , 1999 .

[10]  Cursino Brandão Jacobina,et al.  Improved Dead-Time Compensation for Sinusoidal PWM Inverters Operating at High Switching Frequencies , 2007, IEEE Transactions on Industrial Electronics.

[11]  Thomas M. Jahns,et al.  A novel dead-time elimination method using single-input enhanced phase-leg configuration , 2003, 38th IAS Annual Meeting on Conference Record of the Industry Applications Conference, 2003..

[12]  Thomas A. Lipo,et al.  Pulse Width Modulation for Power Converters: Principles and Practice , 2003 .

[13]  Fan Zhang,et al.  Development of a 1.5 MVA Universal Converter Module for Ship Propulsion, Traction Drive and Utility Applications , 2005 .

[14]  Kyu Min Cho,et al.  A new switching strategy for PWM power converters , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).

[15]  Lazhar Ben-Brahim,et al.  On the compensation of dead time and zero-current crossing for a PWM-inverter-controlled AC servo drive , 2004, IEEE Transactions on Industrial Electronics.

[16]  J. Nieznanski,et al.  Self-tuning dead-time compensation method for voltage-source inverters , 2005, IEEE Power Electronics Letters.

[17]  Kyu-Min Cho,et al.  A New Switching Strategy for Pulse Width Modulation (PWM) Power Converters , 2007, IEEE Transactions on Industrial Electronics.

[18]  Yen-Shin Lai,et al.  Optimal common-mode Voltage reduction PWM technique for inverter control with consideration of the dead-time effects-part I: basic development , 2004, IEEE Transactions on Industry Applications.

[19]  B. Lehman,et al.  Dual-bridge DC-DC converter: a new topology characterized with no deadtime operation , 2004, IEEE Transactions on Power Electronics.

[20]  Bin Chen,et al.  A novel IGBT gate driver to eliminate the dead-time effect , 2005, Fourtieth IAS Annual Meeting. Conference Record of the 2005 Industry Applications Conference, 2005..

[21]  K. Uezato,et al.  An adaptive dead-time compensation strategy for voltage source inverter fed motor drives , 2005, IEEE Transactions on Power Electronics.

[22]  C. Attaianese,et al.  A novel SVM strategy for VSI dead-time-effect reduction , 2005, IEEE Transactions on Industry Applications.

[23]  Tore Undeland,et al.  Power Electronics: Converters, Applications and Design , 1989 .