Effect of Asymmetric Layout and Unequal Junction Temperature on Current Sharing of Paralleled SiC MOSFETs With Kelvin-Source Connection

Parallel connection of silicon carbide (SiC) mosfets is a popular solution for high-capacity applications. In order to improve the switching speed of paralleled SiC mosfets, Kelvin-source connection is widely employed. However, the influences of asymmetric layout and unequal junction temperature on current sharing of paralleled SiC mosfets with Kelvin-source connection are not clear. This article addresses the issue for the first time by theoretical analysis and experimental verifications. The mechanism of current imbalance resulting from asymmetric layout and unequal junction temperature in the case with Kelvin-source connection is comprehensively investigated. Then, some significant discoveries are obtained. The static current sharing performance can be affected by drain and power source parasitic inductance, which is seldom mentioned before. Besides, this article first points out that the effect of power source parasitic inductance on dynamic current sharing is dominant compared with other parasitic inductance. What is more, the thermal–electric analyzing results suggest that there is a risk of thermal runaway for paralleled SiC mosfets with Kelvin-source connection at high switching frequency due to positively temperature-dependent dynamic current and switching losses. Based on the discoveries, some guidelines are provided for layout design and application of paralleled SiC mosfets with Kelvin-source connection.

[1]  Zhe Zhang,et al.  Imbalance Current Analysis and Its Suppression Methodology for Parallel SiC MOSFETs with Aid of a Differential Mode Choke , 2020, IEEE Transactions on Industrial Electronics.

[2]  M. Bakran,et al.  Modelling parallel SiC MOSFETs: thermal self‐stabilisation vs. switching imbalances , 2019, IET Power Electronics.

[3]  K. Ngo,et al.  Magnetic Integration Into a Silicon Carbide Power Module for Current Balancing , 2019, IEEE Transactions on Power Electronics.

[4]  Xiaojie Wu,et al.  Performance Evaluation of High-Power SiC MOSFET Modules in Comparison to Si IGBT Modules , 2019, IEEE Transactions on Power Electronics.

[5]  Nick Baker,et al.  Impact of Kelvin-Source Resistors on Current Sharing and Failure Detection in Multichip Power Modules , 2018, 2018 20th European Conference on Power Electronics and Applications (EPE'18 ECCE Europe).

[6]  Yu Chen,et al.  The Cost-Efficient Gating Drivers with Master-Slave Current Sharing Control for Parallel SiC MOSFETs , 2018, 2018 IEEE Transportation Electrification Conference and Expo, Asia-Pacific (ITEC Asia-Pacific).

[7]  Y. Attia,et al.  Wide Bandgap Devices in Electric Vehicle Converters: A Performance Survey , 2018, Canadian Journal of Electrical and Computer Engineering.

[8]  Eckart Hoene,et al.  Role of parasitic capacitances in power MOSFET turn-on switching speed limits: A SiC case study , 2017, 2017 IEEE Energy Conversion Congress and Exposition (ECCE).

[9]  Stig Munk-Nielsen,et al.  Switching current imbalance mitigation in power modules with parallel connected SiC MOSFETs , 2017, 2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe).

[10]  Longya Xu,et al.  A Double-End Sourced Wire-Bonded Multichip SiC MOSFET Power Module With Improved Dynamic Current Sharing , 2017, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[11]  Khai D. T. Ngo,et al.  Balancing of Peak Currents Between Paralleled SiC MOSFETs by Drive-Source Resistors and Coupled Power-Source Inductors , 2017, IEEE Transactions on Industrial Electronics.

[12]  Khai D. T. Ngo,et al.  Passive Balancing of Peak Currents Between Paralleled MOSFETs With Unequal Threshold Voltages , 2017, IEEE Transactions on Power Electronics.

[13]  Stig Munk-Nielsen,et al.  A Novel DBC Layout for Current Imbalance Mitigation in SiC MOSFET Multichip Power Modules , 2016, IEEE Transactions on Power Electronics.

[14]  Stig Munk-Nielsen,et al.  Effects of auxiliary source connections in multichip power module , 2016, 2016 IEEE Applied Power Electronics Conference and Exposition (APEC).

[15]  Xiongfei Wang,et al.  Influences of Device and Circuit Mismatches on Paralleling Silicon Carbide MOSFETs , 2016, IEEE Transactions on Power Electronics.

[16]  Leon M. Tolbert,et al.  A compact planar Rogowski coil current sensor for active current balancing of parallel-connected Silicon Carbide MOSFETs , 2014, 2014 IEEE Energy Conversion Congress and Exposition (ECCE).

[17]  Hans-Peter Nee,et al.  Analysis and Experimental Verification of the Influence of Fabrication Process Tolerances and Circuit Parasitics on Transient Current Sharing of Parallel-Connected SiC JFETs , 2014, IEEE Transactions on Power Electronics.

[18]  Philippe Godignon,et al.  A Survey of Wide Bandgap Power Semiconductor Devices , 2014, IEEE Transactions on Power Electronics.

[19]  D. Boroyevich,et al.  A 1200-V, 60-A SiC MOSFET Multichip Phase-Leg Module for High-Temperature, High-Frequency Applications , 2014, IEEE Transactions on Power Electronics.

[20]  M. Glover,et al.  Wide Bandgap Technologies and Their Implications on Miniaturizing Power Electronic Systems , 2014, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[21]  Yang Xue,et al.  Active compensation of current unbalance in paralleled silicon carbide MOSFETs , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[22]  Gangyao Wang,et al.  Dynamic and static behavior of packaged silicon carbide MOSFETs in paralleled applications , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[23]  Hans-Peter Nee,et al.  Experimental investigations of static and transient current sharing of parallel-connected silicon carbide MOSFETs , 2013, 2013 15th European Conference on Power Electronics and Applications (EPE).

[24]  L. Tolbert,et al.  Active current balancing for parallel-connected silicon carbide MOSFETs , 2013, 2013 IEEE Energy Conversion Congress and Exposition.

[25]  J. Rabkowski,et al.  Challenges Regarding Parallel Connection of SiC JFETs , 2011, IEEE Transactions on Power Electronics.

[26]  Jianjing Wang,et al.  Characterization and Experimental Assessment of the Effects of Parasitic Elements on the MOSFET Switching Performance , 2013, IEEE Transactions on Power Electronics.

[27]  Temperature-Dependent Characteristics of SiC Devices: Performance Evaluation and Loss Calculation , 2012, IEEE Transactions on Power Electronics.

[28]  U. Drofenik,et al.  A new concept for minimizing high-frequency common-mode EMI of three-phase PWM rectifier systems keeping high utilization of the output voltage , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).