Planar-type In0.53Ga0.47As channel band-to-band tunneling metal-oxide-semiconductor field-effect transistors

We present the operation of planer-type In0.53Ga0.47As- and In0.53Ga0.47As- on-insulator-channel band-to-band-tunneling MOSFETs with Ion/Ioff ratio of ∼105 in the VG swing of 1.5 V and sub-threshold slope (S.S.) of around 230 mV/dec at room temperature. It is experimentally found that the reduction in equivalent oxide thickness (EOT) of the gate insulators and the increase in the steepness of Be profiles in the source region effectively decrease the S.S. values. The experimental S.S. values at low temperature of 4.2 K amount to 110 and 63 mV/dec for tunneling field-effect transistors (TFET) with the gate insulator EOT of 4.5 and 2.9 nm, respectively. The TFET current has exhibited strong temperature dependence attributable to trap-related leakage current, which significantly degrades the S.S. values around room temperature. On the other hand, the results of the 2-dimensional device simulation show that the S.S. values at 4.2 K can be quantitatively represented by band-to-band tunneling current in the pres...

[1]  G. Amaratunga,et al.  Silicon surface tunnel transistor , 1995 .

[2]  Y. Chen,et al.  $\hbox{In}_{0.7}\hbox{Ga}_{0.3}\hbox{As}$ Tunneling Field-Effect Transistors With an $I_{\rm on}$ of 50 $\mu\hbox{A}/\mu\hbox{m}$ and a Subthreshold Swing of 86 mV/dec Using $\hbox{HfO}_{2}$ Gate Oxide , 2010, IEEE Electron Device Letters.

[3]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[4]  Takashi Fukui,et al.  Tunnel field-effect transistor using InAs nanowire/Si heterojunction , 2011 .

[5]  J.C.S. Woo,et al.  The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor , 2008, IEEE Transactions on Electron Devices.

[6]  Estimating lateral straggling of impurity profiles of ions implanted into crystalline silicon , 2001 .

[7]  Qin Zhang,et al.  Low-subthreshold-swing tunnel transistors , 2006, IEEE Electron Device Letters.

[8]  Jack C. Lee,et al.  Improving the on-current of In0.7Ga0.3As tunneling field-effect-transistors by p++/n+ tunneling junction , 2011 .

[9]  N. Singh,et al.  Demonstration of Tunneling FETs Based on Highly Scalable Vertical Silicon Nanowires , 2009, IEEE Electron Device Letters.

[10]  Doris Schmitt-Landsiedel,et al.  Complementary tunneling transistor for low power application , 2004 .

[11]  K. Boucart,et al.  Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.

[12]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[13]  D. Antoniadis,et al.  Design of Tunneling Field-Effect Transistors Using Strained-Silicon/Strained-Germanium Type-II Staggered Heterojunctions , 2008, IEEE Electron Device Letters.

[14]  W. Hansch,et al.  A vertical MOS-gated Esaki tunneling transistor in silicon , 2000 .

[15]  J.Y. Lee.  Reduction of leakage current of large-area high-resistivity silicon p-i-n photodiodes for detection at 1.06 µm , 1981, IEEE Transactions on Electron Devices.

[16]  Hiroshi Ishiwara,et al.  Theoretical Considerations on Lateral Spread of Implanted Ions , 1972 .

[17]  Elena Plis,et al.  Ultrathin body InAs tunneling field-effect transistors on Si substrates , 2011 .

[18]  Yoshiaki Nakano,et al.  Thin Body III–V-Semiconductor-on-Insulator Metal–Oxide–Semiconductor Field-Effect Transistors on Si Fabricated Using Direct Wafer Bonding , 2009 .

[19]  I. Eisele,et al.  Performance Enhancement of Vertical Tunnel Field-Effect Transistor with SiGe in the δp+ Layer , 2004 .

[20]  R. Rooyackers,et al.  Performance Enhancement in Multi Gate Tunneling Field Effect Transistors by Scaling the Fin-Width , 2010 .

[21]  K. Maex,et al.  Tunnel field-effect transistor without gate-drain overlap , 2007 .

[22]  Hyunhyub Ko,et al.  Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors , 2010, Nature.

[23]  Y. Yeo,et al.  Device physics and guiding principles for the design of double-gate tunneling field effect transistor with silicon-germanium source heterojunction , 2007 .

[24]  M. Takenaka,et al.  III-V-semiconductor-on-insulator n-channel metal-insulator-semiconductor field-effect transistors with buried Al2O3 layers and sulfur passivation: Reduction in carrier scattering at the bottom interface , 2010 .

[25]  J. Appenzeller,et al.  Band-to-band tunneling in carbon nanotube field-effect transistors. , 2004, Physical review letters.

[26]  S. Luryi,et al.  Lateral interband tunneling transistor in silicon-on-insulator , 2004 .