Automatic Generation of Spatial and Temporal Memory Architectures for Embedded Video Processing Systems

This paper presents a tool for automatic generation of the memory management implementation for spatial and temporal real-time video processing systems targeting field programmable gate arrays (FPGAs). The generator creates all the necessary memory and control functionality for a functional spatio-temporal video processing system. The required memory architecture is automatically optimized and mapped to the FPGAs' memory resources thus producing an efficient implementation in terms of used internal resources. The results in this paper show that the tool is able to efficiently and automatically generate all required memory management modules for both spatial and temporal real-time video processing systems.

[1]  M. Engels,et al.  Grape-II: A System-Level Prototyping Environment for DSP Applications , 1995, Computer.

[2]  P. McCurry,et al.  Xilinx FPGA implementation of an image classifier for object detection applications , 2001, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205).

[3]  M. O'Nils,et al.  Embedded FPGA memory requirements for real-time video processing applications , 2005, 2005 NORCHIP.

[4]  Preeti Ranjan Panda,et al.  SystemC - a modeling platform supporting multiple design abstractions , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[5]  Martyn Edwards,et al.  Chapter 19 UML for System-Level Design Extending the Object Model for Systems-on-Chips , 2002 .

[6]  Wayne Luk,et al.  Memory access optimisation for reconfigurable systems , 2001 .

[7]  Martyn Edwards,et al.  Rapid prototyping of mixed hardware and software systems , 2002, Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools.

[8]  Daniel Gajski,et al.  Introduction to high-level synthesis , 1994, IEEE Design & Test of Computers.

[9]  Najeem Lawal,et al.  Address generation for FPGA RAMS for efficient implementation of real-time video processing systems , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[10]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[11]  Bernhard Rinner,et al.  Distributed embedded smart cameras for surveillance applications , 2006, Computer.

[12]  Herman Schmit,et al.  Synthesis of application-specific memory designs , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Najeem Lawal,et al.  Ram Allocation Algorithm for Video Processing Applications on FPGA , 2006, J. Circuits Syst. Comput..

[14]  Benny Thörnberg,et al.  Conceptual interface and memory-modeling for real-time image processing systems , 2002, 2002 IEEE Workshop on Multimedia Signal Processing..

[15]  Mattias O'Nils,et al.  IMEM: An Object Oriented Memory- and Interface Modeling Approach for Real-Time Video Processing Systems , 2002 .

[16]  Nikil D. Dutt,et al.  High-level library mapping for memories , 2000, TODE.

[17]  Daniel Gajski,et al.  An Introduction to High-Level Synthesis , 2009, IEEE Design & Test of Computers.

[18]  William J. Dally,et al.  Evaluating the Imagine stream architecture , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[19]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.

[20]  Pedro C. Diniz,et al.  Automatic synthesis of data storage and control structures for FPGA-based computing engines , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[21]  Leif Olsson,et al.  Optimization of memory allocation for real-time video processing on FPGA , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[22]  Rolf Ernst,et al.  A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[23]  Benny Thörnberg,et al.  A comparison between local and global memory allocation for FPGA implementation of real-time video processing systems , 2004 .

[24]  Khaled Benkrid,et al.  Design and implementation of a 2D convolution core for video applications on FPGAs , 2002, Third International Workshop on Digital and Computational Video, 2002. DCV 2002. Proceedings..

[25]  Jianwen Zhu,et al.  Specification and Design of Embedded Systems , 1998, Informationstechnik Tech. Inform..

[26]  Najeem Lawal.  Global Block RAM Allocation Algorithm for FPGA implementation of Real-Time Video Processing Systems , 2004 .