Fault-Tolerance of Robust Feed-Forward Architecture Using Single-Ended and Differential Deep-Submicron Circuits Under Massive Defect Density

An assessment of the fault-tolerance properties of single-ended and differential signaling is shown in the context of a high defect density environment, using a robust error-absorbing circuit architecture. A software tool based on Monte-Carlo simulations is used for the reliability analysis of the examined logic families. A benefit of the differential circuit over standard single-ended is shown in case of complex systems. Moreover, analysis of reliability of different circuits and discussion on the optimal granularity of redundant blocks was made.

[1]  Yusuf Leblebici,et al.  Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Y. Leblebici,et al.  Regular array of nanometer-scale devices performing logic operations with fault-tolerance capability , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[3]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Venkatram Krishnaswamy,et al.  A study of bridging defect probabilities on a Pentium (TM) 4 CPU , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Dhamin Al-Khalili,et al.  Comprehensive defect analysis and defect coverage of CMOS circuits , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[6]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[7]  Víctor H. Champac,et al.  CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOS , 1991, 1991, Proceedings. International Test Conference.

[8]  Thomas Olbrich,et al.  Defect-oriented vs schematic-level based fault simulation for mixed-signal ICs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.