Layer assignment algorithm for RLC crosstalk minimization

With advances in VLSI technology, crosstalk is becoming a vital factor in high performance designs, making noise mitigation in early design stages necessary. In this paper, we propose a layer assignment algorithm optimizing congestion and crosstalk. A new model for crosstalk noise measuring is developed where wirelength is used as a scale for the potential noise immunity, and both capacitive and inductive coupling between sensitive nets are considered. We also take shield insertion into account for further crosstalk mitigation. Experimental results show that our approach could efficiently reduce maximum noise voltage and the number of shields needed compared to the algorithm proposed by Y. Zhou, et al. (see inbid.,2003).

[1]  Rajendran Panda,et al.  Early probabilistic noise estimation for capacitively coupled interconnects , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Qiang Zhou,et al.  Congestion based layer assignment of global routing , 2003, ASICON 2003.

[3]  Rajendran Panda,et al.  Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Rob A. Rutenbar,et al.  Wire packing: a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution , 2000, ISPD '00.

[6]  Hai Zhou,et al.  Global routing with crosstalk constraints , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  James D. Z. Ma,et al.  Towards global routing with RLC crosstalk constraints , 2002, DAC '02.

[8]  Lei He,et al.  Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization , 2000, ISPD '00.

[9]  Jason Cong,et al.  Improved crosstalk modeling for noise constrained interconnect optimization , 2001, ASP-DAC '01.

[10]  Yu Cao,et al.  RLC signal integrity analysis of high-speed global interconnects [CMOS] , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[11]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits: A summary , 1999, IEEE Circuits and Systems Magazine.

[12]  Sachin S. Sapatnekar,et al.  RC Interconnect Optimization under the Elmore Delay Model , 1994, 31st Design Automation Conference.

[13]  Martin D. F. Wong,et al.  An optimal layer assignment algorithm for minimizing crosstalk for three layer VHV channel routing , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.