A sliding IF receiver for mm-wave WLANs in 65nm CMOS

This paper presents a fully integrated receiver for mm-wave WLANs comprising LNA, RF mixer, quadrature IF mixers, local oscillator plus output stage for characterization, in 65 nm CMOS. The IF frequency set to 1/3 the RF frequency slides according to the received frequency. The architecture choice allows running the quadrature VCO around 20 GHz. A Phase Noise of −115 dBc/Hz @ 10 MHz offset from an equivalent LO at RF carrier is achieved with 36 mW power consumption and 12.5% frequency tuning range. The design of building blocks is discussed in details. Implemented prototypes use low-power digital devices and other measured performances are: 28 dB peak gain, 9 dB noise figure, 5 GHz RF bandwidth, −26 dBm 1-dB compression point, ≫ 60 dB IRR. Total Power consumption is 80 mW from 1.5 V supply.

[1]  B. Razavi,et al.  A Millimeter-Wave CMOS Heterodyne Receiver With On-Chip LO and Divider , 2008, IEEE Journal of Solid-State Circuits.

[2]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Yves Rolain,et al.  A 57-to-66GHz quadrature PLL in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  B. Heydari,et al.  Millimeter-Wave Devices and Circuit Blocks up to 104 GHz in 90 nm CMOS , 2007, IEEE Journal of Solid-State Circuits.