Fan-Out Wafer-Level Packaging for Heterogeneous Integration

The design, materials, process, fabrication, and reliability of a heterogeneous integration of four chips and four capacitors by a fan-out wafer-level packaging (FOWLP) method are investigated in this paper. Emphasis is placed on the application of a new assembly process for fabricating the redistribution layers of the FOWLP. Reliability assessments, such as the thermal cycling and drop test, are also performed.

[1]  John H. Lau,et al.  Fan-Out Wafer-Level Packaging , 2018 .

[2]  Saptadeep Pal,et al.  Heterogeneous Integration at Fine Pitch (≤ 10 µm) Using Thermal Compression Bonding , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[3]  F. X. Che,et al.  Co-Design for Low Warpage and High Reliability in Advanced Package with TSV-Free Interposer (TFI) , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[4]  Andy Heinig,et al.  Heterogeneous Interposer Based Integration of Chips with Copper Pillars and C4 Balls to Achieve High Speed Interfaces for ADC Application , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[5]  Albert Lan,et al.  Alternative 3D Small form Factor Methodology of System in Package for IoT and Wearable Devices Application , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[6]  Mohan Nagar,et al.  3D SiP with Organic Interposer for ASIC and Memory Integration , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[7]  Chueh-An Hsieh,et al.  Fan-out technologies for WiFi SiP module packaging and electrical performance simulation , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[8]  Yong Liu,et al.  Modeling for reliability of ultra thin chips in a system in package , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[9]  Hongbin Yu,et al.  Integration of magnetic materials into package RF and power inductors on organic substrates for system in package (SiP) applications , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[10]  Mohan Nagar,et al.  Ultra large System-in-Package (SiP) module and novel packaging solution for networking applications , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[11]  John H. Lau,et al.  Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP) , 2012, Microelectron. Reliab..

[12]  Jinglin Shi,et al.  High Quality and Low Loss Millimeter Wave Passives Demonstrated to 77-GHz for SiP Technologies Using Embedded Wafer-Level Packaging Platform (EMWLP) , 2010, IEEE Transactions on Advanced Packaging.

[13]  K. Lang,et al.  Chip embedding technology developments leading to the emergence of miniaturized system-in-packages , 2010, 18th European Microelectronics & Packaging Conference.

[14]  R. Hagen,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 10th Electronics Packaging Technology Conference.

[15]  B. Keser,et al.  The Redistributed Chip Package: A Breakthrough for Advanced Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[16]  C. Brunet-Manquat,et al.  Low electrical resistance silicon through vias: technology and characterization , 2006, 56th Electronic Components and Technology Conference 2006.

[17]  H. Hedler,et al.  An embedded device technology based on a molded reconfigured wafer , 2006, 56th Electronic Components and Technology Conference 2006.

[18]  J.-C. Souriau,et al.  Wafer level processing of 3D system in package for RF and data application , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[19]  D. S. Wills,et al.  The heterogeneous integration of optical interconnections into integrated microsystems , 2003 .

[20]  N. Jokerst,et al.  Highly alignment tolerant InGaAs inverted MSM photodetector heterogeneously integrated on a differential Si CMOS receiver operating at 1 Gbps , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[21]  N. Jokerst Hybrid Integrated Optoelectronics: Thin Film Devices Bonded to Host Substrates , 1997 .

[22]  John H. Lau,et al.  3D IC Heterogeneous Integration by FOWLP , 2018 .

[23]  John H. Lau,et al.  Redistribution Layers (RDLs) for 2.5D/3D IC Integration , 2013 .

[24]  Sheng-Tsai Wu,et al.  Feasibility Study of a 3D IC Integration System-in-Packaging (SiP) from a 300mm Multi-Project Wafer (MPW) , 2011 .

[25]  John H. Lau,et al.  Embedded 3D Hybrid IC Integration System-in-Package (SiP) for Opto-Electronic Interconnects in Organic Substrates , 2010 .

[26]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.